FR2481005A1 - Procede de fabrication de transistors a effet de champ a canal court - Google Patents

Procede de fabrication de transistors a effet de champ a canal court Download PDF

Info

Publication number
FR2481005A1
FR2481005A1 FR8107374A FR8107374A FR2481005A1 FR 2481005 A1 FR2481005 A1 FR 2481005A1 FR 8107374 A FR8107374 A FR 8107374A FR 8107374 A FR8107374 A FR 8107374A FR 2481005 A1 FR2481005 A1 FR 2481005A1
Authority
FR
France
Prior art keywords
layer
silicon dioxide
oxide
silicon
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8107374A
Other languages
English (en)
French (fr)
Other versions
FR2481005B1 (ja
Inventor
Martin Paul Lepselter
Simon Min Sze
Hyman Joseph Levinstein
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/141,120 external-priority patent/US4343082A/en
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of FR2481005A1 publication Critical patent/FR2481005A1/fr
Application granted granted Critical
Publication of FR2481005B1 publication Critical patent/FR2481005B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H01L29/66575
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L29/41783

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
FR8107374A 1980-04-17 1981-04-13 Procede de fabrication de transistors a effet de champ a canal court Granted FR2481005A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14112180A 1980-04-17 1980-04-17
US06/141,120 US4343082A (en) 1980-04-17 1980-04-17 Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device

Publications (2)

Publication Number Publication Date
FR2481005A1 true FR2481005A1 (fr) 1981-10-23
FR2481005B1 FR2481005B1 (ja) 1983-10-21

Family

ID=26838805

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8107374A Granted FR2481005A1 (fr) 1980-04-17 1981-04-13 Procede de fabrication de transistors a effet de champ a canal court

Country Status (5)

Country Link
DE (1) DE3115596A1 (ja)
FR (1) FR2481005A1 (ja)
GB (1) GB2074374B (ja)
IT (1) IT1135748B (ja)
NL (1) NL8101902A (ja)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1197926A (en) * 1981-12-16 1985-12-10 William D. Ryden Zero drain overlap and self-aligned contacts and contact methods for mod devices
DE3211761A1 (de) * 1982-03-30 1983-10-06 Siemens Ag Verfahren zum herstellen von integrierten mos-feldeffekttransistorschaltungen in siliziumgate-technologie mit silizid beschichteten diffusionsgebieten als niederohmige leiterbahnen
FR2525029A1 (fr) * 1982-04-08 1983-10-14 Commissariat Energie Atomique Procede d'isolation d'une ligne conductrice dans un circuit integre et procede de fabrication d'un transistor mos utilisant un tel procede d'isolation
US4485550A (en) * 1982-07-23 1984-12-04 At&T Bell Laboratories Fabrication of schottky-barrier MOS FETs
JPS59106172A (ja) * 1982-12-07 1984-06-19 インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン 電界効果トランジスタの製造方法
JPS59210642A (ja) * 1983-05-16 1984-11-29 Hitachi Ltd 半導体装置の製造方法
US4453306A (en) * 1983-05-27 1984-06-12 At&T Bell Laboratories Fabrication of FETs

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4141022A (en) * 1977-09-12 1979-02-20 Signetics Corporation Refractory metal contacts for IGFETS

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4141022A (en) * 1977-09-12 1979-02-20 Signetics Corporation Refractory metal contacts for IGFETS

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
EXBK/76 *
EXBK/78 *
EXBK/79 *
EXBK/80 *

Also Published As

Publication number Publication date
GB2074374A (en) 1981-10-28
NL8101902A (nl) 1981-11-16
GB2074374B (en) 1984-04-26
IT1135748B (it) 1986-08-27
DE3115596A1 (de) 1982-04-01
DE3115596C2 (ja) 1988-04-14
IT8121239A0 (it) 1981-04-16
FR2481005B1 (ja) 1983-10-21

Similar Documents

Publication Publication Date Title
EP0164281B1 (fr) Procédé de fabrication d'une couche isolante enterrée dans un substrat semiconducteur, par implantation ionique
FR2530867A1 (fr) Dispositifs mos a barriere de schottky et leur procede de fabrication
EP0426250B1 (fr) Procédé pour fabriquer un dispositif à transistors MIS ayant une grille débordant sur les portions des régions de source et de drain faiblement dopées
EP1145300B1 (fr) Procede de fabrication d'un transistor mis sur un substrat semi-conducteur
CA1157165A (en) Short channel field effect transistors
EP0071494B1 (fr) Procédé de fabrication de transistors bipolaires intégrés de très petites dimensions
EP0057126B1 (fr) Procédé de fabrication d'une structure de transistors
FR2654258A1 (fr) Procede pour fabriquer un dispositif a transistor mis ayant une electrode de grille en forme de "t" inverse.
FR2676308A1 (fr) Transistor a effet de champ utilisant un effet tunnel resonnant et procede de fabrication.
EP0013342B1 (fr) Procédé de fabrication de transistors à effet de champ auto-alignés du type métal-semi-conducteur
FR2682534A1 (fr) Dispositif a semiconducteurs comportant un empilement de sections d'electrode de grille, et procede de fabrication de ce dispositif.
FR2477773A1 (fr) Procede de fabrication de circuits a semiconducteur
FR2510819A1 (fr) Procede de fabrication d'un composant misfet et composant misfet ainsi produit
FR2577348A1 (fr) Procede de formation de regions de silicium isolees et de dispositifs a effet de champ sur un substrat de silicium
FR3060850A1 (fr) Procede de fabrication d’un transistor a nanocouches a canal vertical
FR2795554A1 (fr) Procede de gravure laterale par trous pour fabriquer des dis positifs semi-conducteurs
EP2893566A1 (fr) Procede de fabrication d'un transistor a effet de champ a jonction jfet
FR2533749A1 (fr) Procedure de fabrication d'un dispositif a semiconducteurs du type multicouches, par introduction selective d'une impurete a partir d'un masque
FR2481518A1 (fr) Procede de realisation d'un dispositif semiconducteur comportant des transistors a effet de champ complementaires
FR2735908A1 (fr) Dispositif a semiconducteurs comportant un transistor a effet de champ et son procede de fabrication
FR2860919A1 (fr) Structures et procedes de fabrication de regions semiconductrices sur isolant
FR2515425A1 (fr) Procede de definition d'elements de taille inferieure au micron dans des dispositifs semi-conducteurs
FR2756664A1 (fr) Procede de fabrication d'un dispositif a porte mos a canal p avec implantation de base au travers de la fenetre de contact, et dispositif ainsi fabrique
USRE32613E (en) Method of making contact electrodes to silicon gate, and source and drain regions, of a semiconductor device
FR2481005A1 (fr) Procede de fabrication de transistors a effet de champ a canal court

Legal Events

Date Code Title Description
ST Notification of lapse