NL1025236A1 - Halfgeleidergeheugeninrichting met dubbele poort. - Google Patents

Halfgeleidergeheugeninrichting met dubbele poort.

Info

Publication number
NL1025236A1
NL1025236A1 NL1025236A NL1025236A NL1025236A1 NL 1025236 A1 NL1025236 A1 NL 1025236A1 NL 1025236 A NL1025236 A NL 1025236A NL 1025236 A NL1025236 A NL 1025236A NL 1025236 A1 NL1025236 A1 NL 1025236A1
Authority
NL
Netherlands
Prior art keywords
memory device
semiconductor memory
dual port
dual
port
Prior art date
Application number
NL1025236A
Other languages
English (en)
Other versions
NL1025236C2 (nl
Inventor
Tae-Jung Lee
Byung-Sun Kim
Joon-Hyung Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of NL1025236A1 publication Critical patent/NL1025236A1/nl
Application granted granted Critical
Publication of NL1025236C2 publication Critical patent/NL1025236C2/nl

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/02Arrangements for writing information into, or reading information out from, a digital store with means for avoiding parasitic signals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/02Disposition of storage elements, e.g. in the form of a matrix array
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125Cells incorporating circuit means for protecting against loss of information
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/16Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
NL1025236A 2003-01-30 2004-01-14 Halfgeleidergeheugeninrichting met dubbele poort. NL1025236C2 (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR20030006365 2003-01-30
KR10-2003-0006365A KR100539229B1 (ko) 2003-01-30 2003-01-30 듀얼 포트 반도체 메모리 장치

Publications (2)

Publication Number Publication Date
NL1025236A1 true NL1025236A1 (nl) 2004-09-09
NL1025236C2 NL1025236C2 (nl) 2006-06-27

Family

ID=36637649

Family Applications (1)

Application Number Title Priority Date Filing Date
NL1025236A NL1025236C2 (nl) 2003-01-30 2004-01-14 Halfgeleidergeheugeninrichting met dubbele poort.

Country Status (5)

Country Link
US (2) US7120080B2 (nl)
JP (1) JP5025073B2 (nl)
KR (1) KR100539229B1 (nl)
NL (1) NL1025236C2 (nl)
TW (1) TWI235373B (nl)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100533958B1 (ko) * 2004-01-05 2005-12-06 삼성전자주식회사 상변화 메모리 장치 및 그 제조 방법
US20050253287A1 (en) * 2004-05-11 2005-11-17 Taiwan Semiconductor Manufacturing Co., Ltd. Dual-port SRAM cell structure
KR100780945B1 (ko) * 2006-02-15 2007-12-03 삼성전자주식회사 디스플레이 패널 구동 장치
JP2008159669A (ja) * 2006-12-21 2008-07-10 Matsushita Electric Ind Co Ltd 半導体記憶装置
JP5109403B2 (ja) * 2007-02-22 2012-12-26 富士通セミコンダクター株式会社 半導体記憶装置およびその製造方法
JP2009169071A (ja) * 2008-01-16 2009-07-30 Sony Corp 表示装置
US8559213B2 (en) * 2009-08-13 2013-10-15 Southeast University Sub-threshold memory cell circuit with high density and high robustness
US8737117B2 (en) 2010-05-05 2014-05-27 Qualcomm Incorporated System and method to read a memory cell with a complementary metal-oxide-semiconductor (CMOS) read transistor
KR20120101911A (ko) 2011-03-07 2012-09-17 삼성전자주식회사 에스램 셀
CN102290099B (zh) * 2011-07-04 2016-04-06 上海华虹宏力半导体制造有限公司 Sram存储器及其形成方法
KR20140049356A (ko) * 2012-10-17 2014-04-25 삼성전자주식회사 반도체 소자
TWI482154B (zh) * 2012-11-27 2015-04-21 Univ Nat Sun Yat Sen 單端無載式靜態隨機存取記憶體
US8913455B1 (en) * 2013-07-29 2014-12-16 Xilinx, Inc. Dual port memory cell
CN104900259B (zh) * 2014-03-07 2018-03-06 中芯国际集成电路制造(上海)有限公司 用于静态随机存储器的存储单元和静态随机存储器
CN104900258B (zh) * 2014-03-07 2018-04-27 中芯国际集成电路制造(上海)有限公司 用于静态随机存储器的存储单元和静态随机存储器
KR102309566B1 (ko) * 2015-03-20 2021-10-07 에스케이하이닉스 주식회사 반도체 소자
CN104992673B (zh) 2015-07-23 2017-09-22 京东方科技集团股份有限公司 一种反相器、栅极驱动电路和显示装置
US10128253B2 (en) * 2016-01-29 2018-11-13 Taiwan Semiconductor Manufacturing Company, Ltd. Two-port SRAM structure
KR102610208B1 (ko) * 2016-07-22 2023-12-06 에스케이하이닉스 주식회사 컬럼 디코더를 갖는 반도체 장치
US11093684B2 (en) * 2018-10-31 2021-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Power rail with non-linear edge
US11030372B2 (en) * 2018-10-31 2021-06-08 Taiwan Semiconductor Manufacturing Company Ltd. Method for generating layout diagram including cell having pin patterns and semiconductor device based on same
TWI762894B (zh) * 2019-11-05 2022-05-01 友達光電股份有限公司 電路裝置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933899A (en) * 1989-02-01 1990-06-12 Cypress Semiconductor Bi-CMOS semiconductor memory cell
KR930005199A (ko) * 1991-08-30 1993-03-23 가나이 쓰토무 반도체 기억장치
US5325338A (en) * 1991-09-04 1994-06-28 Advanced Micro Devices, Inc. Dual port memory, such as used in color lookup tables for video systems
EP0718847B1 (en) * 1994-12-22 2003-06-25 Cypress Semiconductor Corporation Single ended dual port memory cell
US5754468A (en) * 1996-06-26 1998-05-19 Simon Fraser University Compact multiport static random access memory cell
JP3523762B2 (ja) 1996-12-19 2004-04-26 株式会社東芝 半導体記憶装置
US5877976A (en) 1997-10-28 1999-03-02 International Business Machines Corporation Memory system having a vertical bitline topology and method therefor
US6097664A (en) * 1999-01-21 2000-08-01 Vantis Corporation Multi-port SRAM cell array having plural write paths including for writing through addressable port and through serial boundary scan
JP4885365B2 (ja) 2000-05-16 2012-02-29 ルネサスエレクトロニクス株式会社 半導体装置
US6751151B2 (en) 2001-04-05 2004-06-15 International Business Machines Corporation Ultra high-speed DDP-SRAM cache
US20030076282A1 (en) * 2001-10-19 2003-04-24 Semiconductor Energy Laboratory Co., Ltd. Display device and method for driving the same
KR100460141B1 (ko) * 2002-07-08 2004-12-03 삼성전자주식회사 듀얼 포트 정적 메모리 셀 및 이 셀을 구비한 반도체메모리 장치

Also Published As

Publication number Publication date
US7120080B2 (en) 2006-10-10
JP5025073B2 (ja) 2012-09-12
US20070025174A1 (en) 2007-02-01
JP2004235651A (ja) 2004-08-19
NL1025236C2 (nl) 2006-06-27
TWI235373B (en) 2005-07-01
KR100539229B1 (ko) 2005-12-27
US20040151041A1 (en) 2004-08-05
KR20040069823A (ko) 2004-08-06
TW200414197A (en) 2004-08-01
US7330392B2 (en) 2008-02-12

Similar Documents

Publication Publication Date Title
NL1025236A1 (nl) Halfgeleidergeheugeninrichting met dubbele poort.
DE602005009411D1 (de) Halbleiterspeichervorrichtung
NL1026315A1 (nl) Azithromycinedoseringsvormen met verminderde bijwerkingen.
TWI370522B (en) Semiconductor memory device
DE602005006197D1 (de) Halbleiterspeicherbaustein
EP1748488A4 (en) SEMICONDUCTOR MEMORY
DE602004007173D1 (de) Nichtflüchtiger Halbleiterspeicher
DE60213560D1 (de) Halbleiterspeicher
EP1866964A4 (en) MEMORY ELEMENT, MEMORY COMPONENT AND SEMICONDUCTOR COMPONENT
ITTO20020033A0 (it) Dispositivo elettro-luminescente.
DE602005013212D1 (de) Halbleiter-speicherkarte
EP1840784A4 (en) SEMICONDUCTOR MEMORY MODULE
DE602005008550D1 (de) Halbleiterspeicher
DE60315651D1 (de) Halbleiterspeicher
FI20031014A0 (fi) Siirtolaite
ITMI20041957A1 (it) Dispositivo di memoria
DE60336787D1 (de) Halbleiterspeicher
NL1026717A1 (nl) Verbindingen.
GB0624586D0 (en) Semiconductor memory device
EP1605468A4 (en) SEMICONDUCTOR MEMORY
EP1598829A4 (en) SEMICONDUCTOR MEMORY
DE602005007878D1 (de) Halbleiterspeicher
NL1027613A1 (nl) Geheugenmodule.
EP1617436A4 (en) SEMICONDUCTOR MEMORY
ITTO20030663A1 (it) Dispositivo di sportello del carburante per motocicli.

Legal Events

Date Code Title Description
AD1A A request for search or an international type search has been filed
RD2N Patents in respect of which a decision has been taken or a report has been made (novelty report)

Effective date: 20060224

PD2B A search report has been drawn up
MK Patent expired because of reaching the maximum lifetime of a patent

Effective date: 20240113