LU67043A1 - - Google Patents

Info

Publication number
LU67043A1
LU67043A1 LU67043A LU67043DA LU67043A1 LU 67043 A1 LU67043 A1 LU 67043A1 LU 67043 A LU67043 A LU 67043A LU 67043D A LU67043D A LU 67043DA LU 67043 A1 LU67043 A1 LU 67043A1
Authority
LU
Luxembourg
Prior art keywords
integrated circuit
conductive layer
substrate
interposed
external electrode
Prior art date
Application number
LU67043A
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19722207510 external-priority patent/DE2207510C3/de
Application filed filed Critical
Publication of LU67043A1 publication Critical patent/LU67043A1/xx

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H01L21/86—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body the insulating body being sapphire, e.g. silicon on sapphire structure, i.e. SOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)
  • Element Separation (AREA)
  • Electrodes Of Semiconductors (AREA)
LU67043A 1972-02-17 1973-02-15 LU67043A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19722207510 DE2207510C3 (de) 1972-02-17 Verfahren zur Herstellung integrierter Schaltungen mit Halbleiterschichten auf isolierendem Substrat

Publications (1)

Publication Number Publication Date
LU67043A1 true LU67043A1 (de) 1973-04-19

Family

ID=5836253

Family Applications (1)

Application Number Title Priority Date Filing Date
LU67043A LU67043A1 (de) 1972-02-17 1973-02-15

Country Status (11)

Country Link
US (1) US4017769A (de)
JP (1) JPS4893962A (de)
AT (1) AT339372B (de)
BE (1) BE795556A (de)
CH (1) CH551695A (de)
FR (1) FR2172200B1 (de)
GB (1) GB1367420A (de)
IT (1) IT979053B (de)
LU (1) LU67043A1 (de)
NL (1) NL7302015A (de)
SE (1) SE377003C (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5047580A (de) * 1973-08-28 1975-04-28
US4262299A (en) * 1979-01-29 1981-04-14 Rca Corporation Semiconductor-on-insulator device and method for its manufacture
JPS5846174B2 (ja) * 1981-03-03 1983-10-14 株式会社東芝 半導体集積回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1160744A (en) * 1965-11-05 1969-08-06 Plessey Co Ltd Improvements in or relating to Semiconductor Devices
US3413145A (en) * 1965-11-29 1968-11-26 Rca Corp Method of forming a crystalline semiconductor layer on an alumina substrate
US3736193A (en) * 1970-10-26 1973-05-29 Fairchild Camera Instr Co Single crystal-polycrystalline process for electrical isolation in integrated circuits

Also Published As

Publication number Publication date
IT979053B (it) 1974-09-30
DE2207510A1 (de) 1973-08-30
SE377003B (de) 1975-06-16
FR2172200A1 (de) 1973-09-28
GB1367420A (en) 1974-09-18
SE377003C (sv) 1976-12-20
NL7302015A (de) 1973-08-21
US4017769A (en) 1977-04-12
CH551695A (de) 1974-07-15
BE795556A (fr) 1973-06-18
DE2207510B2 (de) 1974-10-24
FR2172200B1 (de) 1978-04-14
ATA1035072A (de) 1977-02-15
AT339372B (de) 1977-10-10
JPS4893962A (de) 1973-12-04

Similar Documents

Publication Publication Date Title
CA932475A (en) Mos integrated circuit with substrate containing selectively formed resistivity regions
CA1024562A (en) Vacuum-type circuit interrupters having heat-dissipating devices associated with the contact structures thereof
FR2220879B1 (de)
CA974660A (en) Integrated circuit contact structure and methods therefor
FR2177106B1 (de)
ES8206095A1 (es) Dispositivo rectificador a base de semiconductores
DE3572424D1 (en) Thyristor device and process for producing it
FR2172200B1 (de)
NL167794C (nl) Elektrische hoogspannings-vermogensschakelaar met hoofd- en hulpcontacten.
CA922026A (en) Method of making electrical contacts on the surface of a semiconductor device
JPS51128278A (en) Integrated circuit with resistance element
ES383504A1 (es) Una disposicion de circuito integrado de semiconductores.
JPS51150284A (en) Semiconductor unvolatile memory unit
JPS5283070A (en) Production of semiconductor device
BE788894A (fr) Couche electriquement conductrice sur base de forte resistivite, procede de fabrication et application d'une telle couchecomme resistance electrique
ES392402A1 (es) Un dispositivo semiconductor.
CA974153A (en) High integrity electrical insulating layer
JPS5394775A (en) Manufacture of semiconductor device
JPS5357775A (en) Semiconductor ingegrated circuit device
CH557094A (de) Photodetektor mit einem halbleiterkoerper und einer elektrisch isolierenden schicht.
CA970257A (en) Insulating layer on a semiconductor substrate
ES406020A1 (es) Un dispositivo de micro-ondas.
JPS5353965A (en) Semiconductor device and its production
JPS5724565A (en) Semiconductor circuit element
JPS51138390A (en) Semiconductor device