IT979053B - Circuito integrato con strati di materiale semiconduttore su un substrato isolante - Google Patents
Circuito integrato con strati di materiale semiconduttore su un substrato isolanteInfo
- Publication number
- IT979053B IT979053B IT20320/73A IT2032073A IT979053B IT 979053 B IT979053 B IT 979053B IT 20320/73 A IT20320/73 A IT 20320/73A IT 2032073 A IT2032073 A IT 2032073A IT 979053 B IT979053 B IT 979053B
- Authority
- IT
- Italy
- Prior art keywords
- integrated circuit
- insulating substrate
- layers
- semiconductive material
- substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/86—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body the insulating body being sapphire, e.g. silicon on sapphire structure, i.e. SOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19722207510 DE2207510C3 (de) | 1972-02-17 | Verfahren zur Herstellung integrierter Schaltungen mit Halbleiterschichten auf isolierendem Substrat |
Publications (1)
Publication Number | Publication Date |
---|---|
IT979053B true IT979053B (it) | 1974-09-30 |
Family
ID=5836253
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT20320/73A IT979053B (it) | 1972-02-17 | 1973-02-13 | Circuito integrato con strati di materiale semiconduttore su un substrato isolante |
Country Status (11)
Country | Link |
---|---|
US (1) | US4017769A (it) |
JP (1) | JPS4893962A (it) |
AT (1) | AT339372B (it) |
BE (1) | BE795556A (it) |
CH (1) | CH551695A (it) |
FR (1) | FR2172200B1 (it) |
GB (1) | GB1367420A (it) |
IT (1) | IT979053B (it) |
LU (1) | LU67043A1 (it) |
NL (1) | NL7302015A (it) |
SE (1) | SE377003C (it) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5047580A (it) * | 1973-08-28 | 1975-04-28 | ||
US4262299A (en) * | 1979-01-29 | 1981-04-14 | Rca Corporation | Semiconductor-on-insulator device and method for its manufacture |
JPS5846174B2 (ja) * | 1981-03-03 | 1983-10-14 | 株式会社東芝 | 半導体集積回路 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1160267A (en) * | 1965-11-05 | 1969-08-06 | Plessey Co Ltd | Improvements in or relating to Semiconductor Devices |
US3413145A (en) * | 1965-11-29 | 1968-11-26 | Rca Corp | Method of forming a crystalline semiconductor layer on an alumina substrate |
US3736193A (en) * | 1970-10-26 | 1973-05-29 | Fairchild Camera Instr Co | Single crystal-polycrystalline process for electrical isolation in integrated circuits |
-
0
- BE BE795556D patent/BE795556A/xx unknown
-
1972
- 1972-12-05 CH CH1770072A patent/CH551695A/xx not_active IP Right Cessation
- 1972-12-05 AT AT1035072A patent/AT339372B/de not_active IP Right Cessation
- 1972-12-12 GB GB5729972A patent/GB1367420A/en not_active Expired
-
1973
- 1973-02-13 NL NL7302015A patent/NL7302015A/xx not_active Application Discontinuation
- 1973-02-13 IT IT20320/73A patent/IT979053B/it active
- 1973-02-14 FR FR7305135A patent/FR2172200B1/fr not_active Expired
- 1973-02-15 LU LU67043A patent/LU67043A1/xx unknown
- 1973-02-16 US US05/333,334 patent/US4017769A/en not_active Expired - Lifetime
- 1973-02-16 JP JP48019164A patent/JPS4893962A/ja active Pending
- 1973-02-16 SE SE7302222A patent/SE377003C/xx unknown
Also Published As
Publication number | Publication date |
---|---|
LU67043A1 (it) | 1973-04-19 |
AT339372B (de) | 1977-10-10 |
SE377003C (sv) | 1976-12-20 |
FR2172200B1 (it) | 1978-04-14 |
BE795556A (fr) | 1973-06-18 |
US4017769A (en) | 1977-04-12 |
CH551695A (de) | 1974-07-15 |
NL7302015A (it) | 1973-08-21 |
JPS4893962A (it) | 1973-12-04 |
ATA1035072A (de) | 1977-02-15 |
DE2207510A1 (de) | 1973-08-30 |
SE377003B (it) | 1975-06-16 |
FR2172200A1 (it) | 1973-09-28 |
GB1367420A (en) | 1974-09-18 |
DE2207510B2 (de) | 1974-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2220879B1 (it) | ||
KR890003036A (ko) | 반도체장치 | |
IT953757B (it) | Struttura di contatto a circuiti integrati e procedimento per la sua fabbricazione | |
IT8322982A0 (it) | Dispositivo elettronico includente una piastrina comprendente un substrato ed una struttura di collegamento elettrico formata su una superfice maggiore del substrato e costituita da unapellicola elettricamente isolante e da uno strato di collegamento metallico. | |
IT1003593B (it) | Circuito elettrico a strati spessi applicato su un substrato di materiale ceramico con prese di contatto passanti fra i percorsi elettroconduttori disposti su entrambe le facce del substrato | |
ES408758A1 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
ES8206095A1 (es) | Dispositivo rectificador a base de semiconductores | |
ES360408A1 (es) | Un dispositivo semiconductor. | |
IT987041B (it) | Dispositivo elettrico circuitale a semiconduttori e procedimento per la sua fabbricazione | |
NL7802690A (nl) | Sinterlichaam uit halfgeleidend keramisch ma- teriaal op basis van met nioob of tantaal ge- doteerd strontium-titanaat, met elektrisch isolerende lagen op de korrelgrenzen. | |
IT973425B (it) | Procedimento e composizione per applicare un materiale conduttore su un sottostrato ad esempio per la produzione di microcircuiti elettronici | |
IT979053B (it) | Circuito integrato con strati di materiale semiconduttore su un substrato isolante | |
ES383504A1 (es) | Una disposicion de circuito integrado de semiconductores. | |
ES374056A1 (es) | Dispositivo de barrera de pontencial. | |
BE788894A (fr) | Couche electriquement conductrice sur base de forte resistivite, procede de fabrication et application d'une telle couchecomme resistance electrique | |
IT947276B (it) | Dispositivo di interruzione a semi conduttore con due terminali e quattro strati avente buone caratte ristiche funzionali | |
KR850002683A (ko) | 반도체 장치 | |
ES392402A1 (es) | Un dispositivo semiconductor. | |
GB590243A (en) | Improvements in or relating to the manufacture of selenium elements such as rectifiers | |
ES304286A1 (es) | Metodo para proveer al menos dos capas superficiales una junto a otra sobre un soporte. | |
ES397216A1 (es) | Un metodo para obtener un material laminar electricamente semiconductor para formar una capa de pantalla en los cableselectricos. | |
CA970257A (en) | Insulating layer on a semiconductor substrate | |
CH557094A (de) | Photodetektor mit einem halbleiterkoerper und einer elektrisch isolierenden schicht. | |
FI51711C (fi) | Menetelmä eristyskerroksen valmistamiseksi sähköjohtimilla. | |
KR850700185A (ko) | 반도체 집적 회로 |