KR970012152A - 디버그 기능을 수행하기 위한 데이타 처리 시스템 및 이의 방법 - Google Patents

디버그 기능을 수행하기 위한 데이타 처리 시스템 및 이의 방법 Download PDF

Info

Publication number
KR970012152A
KR970012152A KR1019960035679A KR19960035679A KR970012152A KR 970012152 A KR970012152 A KR 970012152A KR 1019960035679 A KR1019960035679 A KR 1019960035679A KR 19960035679 A KR19960035679 A KR 19960035679A KR 970012152 A KR970012152 A KR 970012152A
Authority
KR
South Korea
Prior art keywords
response value
data processor
trigger response
value
processing unit
Prior art date
Application number
KR1019960035679A
Other languages
English (en)
Other versions
KR100350568B1 (ko
Inventor
서셀로 조셉 씨
에이. 홀 윌리암
Original Assignee
빈센트 비. 인그라시아
모토로라 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 빈센트 비. 인그라시아, 모토로라 인코포레이티드 filed Critical 빈센트 비. 인그라시아
Publication of KR970012152A publication Critical patent/KR970012152A/ko
Application granted granted Critical
Publication of KR100350568B1 publication Critical patent/KR100350568B1/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/28Error detection; Error correction; Monitoring by checking the correct order of processing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3636Software debugging by tracing the execution of the program
    • G06F11/364Software debugging by tracing the execution of the program tracing values on a bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

데이타 프로세서(3)는 데이타 프로세서의 실시간 동작 위에 최소로 강제하고 데이타 프로세서를 정지시킴이 없는 디버그 동작을 실행한다. 상기 데이타 프로세서는 중단점 신호가 단정일 때 상기 데이타 프로세서에 의해 실행되는 기능을 결정하기 위한 트리거 응답 값을 저장하는 제어 레지스터(40)를 실현한다. 트리거 응답 값은 상기 데이타 프로세서의 중앙처리 유니트(2)가 특정 디버그 예외 처리 루틴을 실행하는 지 또는 중단점 신호가 단정일 때 동작을 정지하는 지를 표시한다.

Description

디버그 기능을 수행하기 위한 데이타 처리 시스템 및 이의 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 한 실시예에 따른 데이타 처리 시스템을 도시하는 블럭도,
제2도는 제1도의 데이타 처리 시스템의 디버그 모듈의 한 부분을 도시하는 블럭도.

Claims (3)

  1. 데이타 프로세서에 있어서, 제1의 중단점 신호를 수신하기 위한 입력 수단과, 트리거 응답 값이 제1의 논리값을 가질 때 상기 데이타 프로세서가 특정 디버그 인터럽트 동작을 실행하는 것을 선택적으로 표시하고, 상기 트리거 응답 값이 제2의 논리값을 가질 때 상기 데이타 프로세서가 동작을 중단하는 것을 선택적으로 표시하기 위한 트리거 응답 값을 저장하기 위한 것으로 트리거 응답 값을 제공하는 제어 레지스터와, 상기 트리거 응답 값을 통신하기 위하여 상기 제어 레지스터에 접속된 버스 수단과, 상기 트리거 응답 값을 수신하기 위해 상기 제어 레지스터에 접속되고, 상기 제1의 중단점 신호를 수신하기 위해 상기 입력 수단에 접속되는 중앙 처리 유니트를 포함하고, 상기 중앙 처리 유니트는, 상기 트리거 응답 값이 제2의 논리값을 갖고 상기 제1의 중단점 신호가 단정일 때 상기 데이타 프로세서의 동작을 중단시키고, 상기 트리거 응답 값이 제1의 논리값을 갖고 상기 제1의 중단점 신호가 단정일 때 예외 처리 루틴을 실행하는 것을 특징으로 하는 데이타 프로세서.
  2. 데이타 프로세서내의 디버그 기능을 수행하는 방법에 있어서, 입력 수단을 사용하여 제1의 중단점 신호를 수신하는 단계와, 트리거 응답 값이 제1의 논리값을 가질 대 상기 데이타 프로세서가 특정 디버그 인터럽트 동작을 실행하는 것을 선택적으로 표시하고, 상기 트리거 응답 값이 제2의 논리값을 가질 때 상기 데이타 프로세서가 동작을 중단하는 것을 선택적으로 표시하기 위한 트리거 응답 값을 제어 레지스터에 저장하는 단계와, 상기 제어 레지스터로부터 버스 수단을 통해 상기 트리거 응답 값을 통신하는 단계와, 상기 트리거 응답 값을 수신하기 위해 중앙 처리 유니트를 상기 제어 레지스터에 접속시키는 단계와, 상기 제1의 중단점 신호를 수신하기 위해 중앙 처리 유니트를 상기 입력 수단에 접속시키는 단계와, 상기 트리거 응답 값이 제2의 논리값을 갖고 상기 제1의 중단점 신호가 단정일 때 상기 중앙 처리 유니트가 상기 데이타 프로세서의 동작을 중단시키는 것을 가능케 하는 단계와, 상기 트리거 응답 값이 제1의 논리값을 갖고 상기 제1의 중단점 신호가 단정일 때 상기 중앙 처리 유니트가 예외 처리 루틴을 실행하는 것을 가능케 하는 단계를 포함하는 것을 특징으로 하는 디버그 기능을 수행하는 방법.
  3. 데이타 프로세서에 있어서, 제1의 중단점 신호를 수신하기 위한 입력 수단과, 트리거 응답 값이 제1의 논리값을 가질 때 상기 데이타 프로세서가 특정 디버그 인터럽트 동작을 실행하는 것을 선택적으로 표시하고, 상기 트리거 응답 값이 제2의 논리값을 가질 때 상기 데이타 프로세서가 동작을 중단하는 것을 선택적으로 표시하기 위한 트리거 응답 값을 저장하기 위한 것으로 트리거 응답 값을 제공하는 제어 레지스터와, 상기 트리거 응답 값을 통신하기 위하여 상기 제어 레지스터에 접속된 버스 수단과, 상기 트리거 응답값을 수신하기 위해 상기 제어 레지스터에 접속되고, 상기 제1의 중단점 신호를 수신하기 위해 상기 입력 수단에 접속되는 중앙 처리 유니트를 포함하고, 상기 중앙 처리 유니트는, 상기 트리거 응답 값이 제2의 논리값을 갖고 상기 제1의 중단점 신호가 단정일 때, 상기 데이타 프로세서의 동작을 중단시키고, 상기중앙 처리 유니트는, 상기 트리거 응답 값이 제1의 논리값을 갖고 상기 제1의 중단점 신호가 단정일 때, 상기 중앙 처리 유니트가 최소한 한 개의 레지스터 값과 한 개의 메모리 값을 메모리 회로에 저장하는 예외 처리 루틴을 실행하는 것을 특징으로 하는 데이타 프로세서.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960035679A 1995-08-30 1996-08-27 디버그기능을수행하기위한데이타처리시스템및방법 KR100350568B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US520,943 1995-08-30
US08/520,943 US5737516A (en) 1995-08-30 1995-08-30 Data processing system for performing a debug function and method therefor

Publications (2)

Publication Number Publication Date
KR970012152A true KR970012152A (ko) 1997-03-29
KR100350568B1 KR100350568B1 (ko) 2002-12-28

Family

ID=24074682

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960035679A KR100350568B1 (ko) 1995-08-30 1996-08-27 디버그기능을수행하기위한데이타처리시스템및방법

Country Status (5)

Country Link
US (1) US5737516A (ko)
EP (1) EP0762279B1 (ko)
JP (1) JPH09114697A (ko)
KR (1) KR100350568B1 (ko)
DE (1) DE69616463T2 (ko)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100426308B1 (ko) * 2001-12-27 2004-04-08 한국전자통신연구원 인증된 응용 프로그램을 획득하기 위한 트레이스 재실행시스템 및 방법
KR100576006B1 (ko) * 1997-08-30 2006-08-01 삼성전자주식회사 실시간오퍼레이팅시스템의효율적인온라인디버깅처리및그를위한프로세스스케쥴링방법
KR100705847B1 (ko) * 1999-05-19 2007-04-09 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 데이터 프로세서 및 데이터 처리 방법
KR100743098B1 (ko) * 2000-01-07 2007-07-27 소니 가부시끼 가이샤 시스템 감시 장치 및 시스템 감시 방법

Families Citing this family (160)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
US6205560B1 (en) * 1996-02-27 2001-03-20 Via-Cyrix, Inc. Debug system allowing programmable selection of alternate debug mechanisms such as debug handler, SMI, or JTAG
US5983017A (en) * 1996-11-12 1999-11-09 Lsi Logic Corporation Virtual monitor debugging method and apparatus
US5951696A (en) * 1996-11-14 1999-09-14 Hewlett-Packard Company Debug system with hardware breakpoint trap
DE19651075A1 (de) * 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
GB9626412D0 (en) * 1996-12-19 1997-02-05 Sgs Thomson Microelectronics Diagnostic procedures in an integrated circuit device
US6112298A (en) * 1996-12-20 2000-08-29 Texas Instruments Incorporated Method for managing an instruction execution pipeline during debugging of a data processing system
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
US6081885A (en) * 1996-12-20 2000-06-27 Texas Instruments Incorporated Method and apparatus for halting a processor and providing state visibility on a pipeline phase basis
JP3961028B2 (ja) 1996-12-27 2007-08-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データフロープロセッサ(dfp)の自動的なダイナミックアンロード方法並びに2次元または3次元のプログラミング可能なセルストラクチャを有するモジュール(fpga,dpga等)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US6065078A (en) * 1997-03-07 2000-05-16 National Semiconductor Corporation Multi-processor element provided with hardware for software debugging
US6185732B1 (en) 1997-04-08 2001-02-06 Advanced Micro Devices, Inc. Software debug port for a microprocessor
US6192427B1 (en) * 1997-05-02 2001-02-20 Texas Instruments Incorporated Input/output buffer managed by sorted breakpoint hardware/software
FR2765701B1 (fr) * 1997-07-03 1999-08-20 Sgs Thomson Microelectronics Circuit de detection d'anomalie d'acces a la pile dans un microcontroleur
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
DE69908682T2 (de) * 1998-03-20 2004-05-13 Texas Instruments Inc., Dallas Prozessor mit Echtzeit-Ablaufsteuerung zur Fehlerbeseitigung ohne Fehlerbeseitigungsmonitor
US6202104B1 (en) * 1998-07-28 2001-03-13 Siemens Aktiengesellschaft Processor having a clock driven CPU with static design
EP0992907B1 (en) 1998-10-06 2005-09-28 Texas Instruments Inc. Trace fifo management
US6553513B1 (en) 1999-02-19 2003-04-22 Texas Instruments Incorporated Emulation suspend mode with differing response to differing classes of interrupts
US6564339B1 (en) 1999-02-19 2003-05-13 Texas Instruments Incorporated Emulation suspension mode handling multiple stops and starts
US6567933B1 (en) * 1999-02-19 2003-05-20 Texas Instruments Incorporated Emulation suspension mode with stop mode extension
US6557116B1 (en) 1999-02-19 2003-04-29 Texas Instruments Incorporated Emulation suspension mode with frame controlled resource access
US6643803B1 (en) 1999-02-19 2003-11-04 Texas Instruments Incorporated Emulation suspend mode with instruction jamming
US6397382B1 (en) * 1999-05-12 2002-05-28 Wind River Systems, Inc. Dynamic software code instrumentation with cache disabling feature
US7137105B2 (en) * 1999-05-12 2006-11-14 Wind River Systems, Inc. Dynamic software code instrumentation method and system
WO2000077652A2 (de) 1999-06-10 2000-12-21 Pact Informationstechnologie Gmbh Sequenz-partitionierung auf zellstrukturen
JP2001034504A (ja) * 1999-07-19 2001-02-09 Mitsubishi Electric Corp ソースレベルデバッガ
TW508490B (en) * 1999-08-27 2002-11-01 Via Tech Inc PCI debugging device and method and chipset and system using the same
US6434665B1 (en) 1999-10-01 2002-08-13 Stmicroelectronics, Inc. Cache memory store buffer
US6590907B1 (en) 1999-10-01 2003-07-08 Stmicroelectronics Ltd. Integrated circuit with additional ports
US6412047B2 (en) 1999-10-01 2002-06-25 Stmicroelectronics, Inc. Coherency protocol
JP2001142692A (ja) * 1999-10-01 2001-05-25 Hitachi Ltd 2つの異なる固定長命令セットを実行するマイクロプロセッサ、マイクロコンピュータおよび命令実行方法
US7266728B1 (en) 1999-10-01 2007-09-04 Stmicroelectronics Ltd. Circuit for monitoring information on an interconnect
US6412043B1 (en) 1999-10-01 2002-06-25 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US6546480B1 (en) 1999-10-01 2003-04-08 Hitachi, Ltd. Instructions for arithmetic operations on vectored data
US7000078B1 (en) 1999-10-01 2006-02-14 Stmicroelectronics Ltd. System and method for maintaining cache coherency in a shared memory system
US6928073B2 (en) * 1999-10-01 2005-08-09 Stmicroelectronics Ltd. Integrated circuit implementing packet transmission
US6665816B1 (en) 1999-10-01 2003-12-16 Stmicroelectronics Limited Data shift register
US6463553B1 (en) 1999-10-01 2002-10-08 Stmicroelectronics, Ltd. Microcomputer debug architecture and method
US7260745B1 (en) 1999-10-01 2007-08-21 Stmicroelectronics Ltd. Detection of information on an interconnect
US6701405B1 (en) 1999-10-01 2004-03-02 Hitachi, Ltd. DMA handshake protocol
US6601189B1 (en) 1999-10-01 2003-07-29 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6502210B1 (en) 1999-10-01 2002-12-31 Stmicroelectronics, Ltd. Microcomputer debug architecture and method
US6629115B1 (en) 1999-10-01 2003-09-30 Hitachi, Ltd. Method and apparatus for manipulating vectored data
US6530047B1 (en) 1999-10-01 2003-03-04 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US7793261B1 (en) 1999-10-01 2010-09-07 Stmicroelectronics Limited Interface for transferring debug information
US6574651B1 (en) 1999-10-01 2003-06-03 Hitachi, Ltd. Method and apparatus for arithmetic operation on vectored data
US6684348B1 (en) 1999-10-01 2004-01-27 Hitachi, Ltd. Circuit for processing trace information
US6457118B1 (en) 1999-10-01 2002-09-24 Hitachi Ltd Method and system for selecting and using source operands in computer system instructions
US6820195B1 (en) 1999-10-01 2004-11-16 Hitachi, Ltd. Aligning load/store data with big/little endian determined rotation distance control
US6629207B1 (en) 1999-10-01 2003-09-30 Hitachi, Ltd. Method for loading instructions or data into a locked way of a cache memory
US6598177B1 (en) 1999-10-01 2003-07-22 Stmicroelectronics Ltd. Monitoring error conditions in an integrated circuit
US6859891B2 (en) 1999-10-01 2005-02-22 Stmicroelectronics Limited Apparatus and method for shadowing processor information
US6772325B1 (en) * 1999-10-01 2004-08-03 Hitachi, Ltd. Processor architecture and operation for exploiting improved branch control instruction
US6693914B1 (en) 1999-10-01 2004-02-17 Stmicroelectronics, Inc. Arbitration mechanism for packet transmission
US6615370B1 (en) 1999-10-01 2003-09-02 Hitachi, Ltd. Circuit for storing trace information
US6487683B1 (en) 1999-10-01 2002-11-26 Stmicroelectronics Limited Microcomputer debug architecture and method
US6557119B1 (en) 1999-10-01 2003-04-29 Stmicroelectronics Limited Microcomputer debug architecture and method
US6779145B1 (en) 1999-10-01 2004-08-17 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6351803B2 (en) 1999-10-01 2002-02-26 Hitachi Ltd. Mechanism for power efficient processing in a pipeline processor
US6918065B1 (en) 1999-10-01 2005-07-12 Hitachi, Ltd. Method for compressing and decompressing trace information
US6598128B1 (en) 1999-10-01 2003-07-22 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US6449712B1 (en) 1999-10-01 2002-09-10 Hitachi, Ltd. Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions
US6826191B1 (en) 1999-10-01 2004-11-30 Stmicroelectronics Ltd. Packets containing transaction attributes
US6542983B1 (en) 1999-10-01 2003-04-01 Hitachi, Ltd. Microcomputer/floating point processor interface and method
US6633971B2 (en) 1999-10-01 2003-10-14 Hitachi, Ltd. Mechanism for forward data in a processor pipeline using a single pipefile connected to the pipeline
US6298394B1 (en) 1999-10-01 2001-10-02 Stmicroelectronics, Ltd. System and method for capturing information on an interconnect in an integrated circuit
US6553460B1 (en) 1999-10-01 2003-04-22 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US6591369B1 (en) 1999-10-01 2003-07-08 Stmicroelectronics, Ltd. System and method for communicating with an integrated circuit
US7072817B1 (en) 1999-10-01 2006-07-04 Stmicroelectronics Ltd. Method of designing an initiator in an integrated circuit
US6408381B1 (en) 1999-10-01 2002-06-18 Hitachi, Ltd. Mechanism for fast access to control space in a pipeline processor
US6460174B1 (en) 1999-10-01 2002-10-01 Stmicroelectronics, Ltd. Methods and models for use in designing an integrated circuit
US6732307B1 (en) 1999-10-01 2004-05-04 Hitachi, Ltd. Apparatus and method for storing trace information
US6567932B2 (en) 1999-10-01 2003-05-20 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6349371B1 (en) 1999-10-01 2002-02-19 Stmicroelectronics Ltd. Circuit for storing information
JP2001337845A (ja) * 2000-05-30 2001-12-07 Mitsubishi Electric Corp マイクロプロセッサ
EP2226732A3 (de) 2000-06-13 2016-04-06 PACT XPP Technologies AG Cachehierarchie für einen Multicore-Prozessor
US7171542B1 (en) * 2000-06-19 2007-01-30 Silicon Labs Cp, Inc. Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
ATE437476T1 (de) * 2000-10-06 2009-08-15 Pact Xpp Technologies Ag Zellenanordnung mit segmentierter zwischenzellstruktur
US6985980B1 (en) 2000-11-03 2006-01-10 Xilinx, Inc. Diagnostic scheme for programmable logic in a system on a chip
US6751751B1 (en) 2000-11-06 2004-06-15 Xilinx, Inc. Universal multi-bus breakpoint unit for a configurable system-on-chip
US6757846B1 (en) * 2000-11-06 2004-06-29 Xilinx, Inc. Method and apparatus for multi-bus breakpoint stepping
JP3796111B2 (ja) * 2000-11-10 2006-07-12 株式会社ルネサステクノロジ データプロセッサ
DE10100344A1 (de) * 2001-01-05 2002-07-25 Infineon Technologies Ag Integrierte Schaltung und Verfahren zum Herstellen einer integrierten Schaltung
US6760864B2 (en) * 2001-02-21 2004-07-06 Freescale Semiconductor, Inc. Data processing system with on-chip FIFO for storing debug information and method therefor
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US20070299993A1 (en) * 2001-03-05 2007-12-27 Pact Xpp Technologies Ag Method and Device for Treating and Processing Data
EP1402382B1 (de) 2001-06-20 2010-08-18 Richter, Thomas Verfahren zur bearbeitung von daten
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
DE10392560D2 (de) 2002-01-19 2005-05-12 Pact Xpp Technologies Ag Reconfigurierbarer Prozessor
DE10390689D2 (de) 2002-02-18 2005-02-10 Pact Xpp Technologies Ag Bussysteme und Rekonfigurationsverfahren
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7107489B2 (en) * 2002-07-25 2006-09-12 Freescale Semiconductor, Inc. Method and apparatus for debugging a data processing system
US20040019828A1 (en) * 2002-07-25 2004-01-29 Gergen Joseph P. Method and apparatus for debugging a data processing system
US7013409B2 (en) * 2002-07-25 2006-03-14 Freescale Semiconductor, Inc. Method and apparatus for debugging a data processing system
WO2004021176A2 (de) 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Verfahren und vorrichtung zur datenverarbeitung
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
AU2003289844A1 (en) 2002-09-06 2004-05-13 Pact Xpp Technologies Ag Reconfigurable sequencer structure
US7360117B1 (en) * 2002-10-24 2008-04-15 Verisilicon Holdings (Cayman Islands) Co. Ltd. In-circuit emulation debugger and method of operation thereof
US7036046B2 (en) 2002-11-14 2006-04-25 Altera Corporation PLD debugging hub
US20040133386A1 (en) * 2002-12-17 2004-07-08 Swoboda Gary L. Apparatus and method for trace stream identification of a pause point in code execution sequence
US20040153813A1 (en) * 2002-12-17 2004-08-05 Swoboda Gary L. Apparatus and method for synchronization of trace streams from multiple processors
US7181652B2 (en) * 2003-01-07 2007-02-20 Hewlett-Packard Development Company, L.P. System and method for detecting and isolating certain code in a simulated environment
US7076751B1 (en) 2003-01-24 2006-07-11 Altera Corporation Chip debugging using incremental recompilation
US7574585B1 (en) * 2003-01-31 2009-08-11 Zilog, Inc. Implementing software breakpoints and debugger therefor
US6798713B1 (en) * 2003-01-31 2004-09-28 Zilog, Inc. Implementing software breakpoints
CA2426619A1 (en) * 2003-04-25 2004-10-25 Ibm Canada Limited - Ibm Canada Limitee Defensive heap memory management
US7827375B2 (en) * 2003-04-30 2010-11-02 International Business Machines Corporation Defensive heap memory management
US7539900B1 (en) 2003-07-29 2009-05-26 Altera Corporation Embedded microprocessor for integrated circuit testing and debugging
EP1676208A2 (en) 2003-08-28 2006-07-05 PACT XPP Technologies AG Data processing device and method
US7334161B2 (en) * 2004-04-30 2008-02-19 Arm Limited Breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus
CN100541446C (zh) * 2005-01-28 2009-09-16 Nxp股份有限公司 调试装置和方法
US7886194B2 (en) * 2005-05-16 2011-02-08 Texas Instruments Incorporated Event-generating instructions
US7921429B2 (en) * 2005-06-09 2011-04-05 Whirlpool Corporation Data acquisition method with event notification for an appliance
CN101305350A (zh) * 2005-06-09 2008-11-12 惠而浦公司 与家用电器内的至少一个部件通信以及对其进行管理的软件体系系统和方法
US20080137670A1 (en) * 2005-06-09 2008-06-12 Whirlpool Corporation Network System with Message Binding for Appliances
US7917914B2 (en) * 2005-06-09 2011-03-29 Whirlpool Corporation Event notification system for an appliance
US20070162158A1 (en) * 2005-06-09 2007-07-12 Whirlpool Corporation Software architecture system and method for operating an appliance utilizing configurable notification messages
US20070011492A1 (en) * 2005-07-05 2007-01-11 Arm Limited Generation of trace data
WO2007062327A2 (en) * 2005-11-18 2007-05-31 Ideal Industries, Inc. Releasable wire connector
US7437616B2 (en) * 2005-12-15 2008-10-14 Atmel Corporation Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US7698597B2 (en) * 2006-02-28 2010-04-13 International Business Machines Corporation Method of isolating erroneous software program components
US8010774B2 (en) * 2006-03-13 2011-08-30 Arm Limited Breakpointing on register access events or I/O port access events
US7693257B2 (en) * 2006-06-29 2010-04-06 Accuray Incorporated Treatment delivery optimization
US7558987B2 (en) * 2006-08-29 2009-07-07 Texas Instruments Incorporated Token-based trace system
US7610517B2 (en) * 2006-09-14 2009-10-27 Innovasic, Inc. Microprocessor with trace functionality
US7707459B2 (en) 2007-03-08 2010-04-27 Whirlpool Corporation Embedded systems debugging
US8381192B1 (en) * 2007-08-03 2013-02-19 Google Inc. Software testing using taint analysis and execution path alteration
US8095829B1 (en) * 2007-11-02 2012-01-10 Nvidia Corporation Soldier-on mode to control processor error handling behavior
US8359584B2 (en) * 2009-12-18 2013-01-22 Microsoft Corporation Debugging from a call graph
JP5252014B2 (ja) * 2011-03-15 2013-07-31 オムロン株式会社 制御装置、制御システム、ツール装置および収集指示プログラム
US9053233B2 (en) * 2011-08-15 2015-06-09 Freescale Semiconductor, Inc. Method and device for controlling debug event resources
US9280447B2 (en) 2012-03-16 2016-03-08 International Business Machines Corporation Modifying run-time-instrumentation controls from a lesser-privileged state
US9411591B2 (en) 2012-03-16 2016-08-09 International Business Machines Corporation Run-time instrumentation sampling in transactional-execution mode
US9250902B2 (en) 2012-03-16 2016-02-02 International Business Machines Corporation Determining the status of run-time-instrumentation controls
US9158660B2 (en) 2012-03-16 2015-10-13 International Business Machines Corporation Controlling operation of a run-time instrumentation facility
US9442824B2 (en) 2012-03-16 2016-09-13 International Business Machines Corporation Transformation of a program-event-recording event into a run-time instrumentation event
US9367316B2 (en) 2012-03-16 2016-06-14 International Business Machines Corporation Run-time instrumentation indirect sampling by instruction operation code
US9430238B2 (en) 2012-03-16 2016-08-30 International Business Machines Corporation Run-time-instrumentation controls emit instruction
US9405541B2 (en) 2012-03-16 2016-08-02 International Business Machines Corporation Run-time instrumentation indirect sampling by address
US9471315B2 (en) 2012-03-16 2016-10-18 International Business Machines Corporation Run-time instrumentation reporting
US9454462B2 (en) * 2012-03-16 2016-09-27 International Business Machines Corporation Run-time instrumentation monitoring for processor characteristic changes
US9483268B2 (en) 2012-03-16 2016-11-01 International Business Machines Corporation Hardware based run-time instrumentation facility for managed run-times
US9465716B2 (en) 2012-03-16 2016-10-11 International Business Machines Corporation Run-time instrumentation directed sampling
US9384106B2 (en) 2014-02-21 2016-07-05 Rolf Segger Real time terminal for debugging embedded computing systems
US10437694B2 (en) 2014-02-21 2019-10-08 Rolf Segger Real time terminal for debugging embedded computing systems
GB2530050B (en) * 2014-09-10 2021-07-21 Advanced Risc Mach Ltd Debugging in a data processing apparatus
US20160378636A1 (en) * 2015-06-26 2016-12-29 Intel Corporation Software-Initiated Trace Integrated with Hardware Trace
US10120740B2 (en) * 2016-03-22 2018-11-06 Micron Technology, Inc. Apparatus and methods for debugging on a memory device
US10853198B2 (en) 2019-01-30 2020-12-01 Bank Of America Corporation System to restore a transformation state using blockchain technology
US10824635B2 (en) 2019-01-30 2020-11-03 Bank Of America Corporation System for dynamic intelligent code change implementation
US10768907B2 (en) 2019-01-30 2020-09-08 Bank Of America Corporation System for transformation prediction with code change analyzer and implementer

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3937938A (en) * 1974-06-19 1976-02-10 Action Communication Systems, Inc. Method and apparatus for assisting in debugging of a digital computer program
US4080650A (en) * 1976-07-28 1978-03-21 Bell Telephone Laboratories, Incorporated Facilitating return from an on-line debugging program to a target program breakpoint
US4338660A (en) * 1979-04-13 1982-07-06 Relational Memory Systems, Inc. Relational break signal generating device
US4675646A (en) * 1983-09-29 1987-06-23 Tandem Computers Incorporated RAM based multiple breakpoint logic
US4635193A (en) * 1984-06-27 1987-01-06 Motorola, Inc. Data processor having selective breakpoint capability with minimal overhead
FR2593621A1 (fr) * 1986-01-24 1987-07-31 Intel Corp Appareil de point de rupture pour microprocesseur
US5165027A (en) * 1986-01-24 1992-11-17 Intel Corporation Microprocessor breakpoint apparatus
US5132971A (en) * 1987-02-06 1992-07-21 Anritsu Corporation In-circuit emulator
US5179696A (en) * 1987-07-24 1993-01-12 Nec Corporation Generator detecting internal and external ready signals for generating a bus cycle end signal for microprocessor debugging operation
US5084814A (en) * 1987-10-30 1992-01-28 Motorola, Inc. Data processor with development support features
US5053949A (en) * 1989-04-03 1991-10-01 Motorola, Inc. No-chip debug peripheral which uses externally provided instructions to control a core processing unit
US5157781A (en) * 1990-01-02 1992-10-20 Motorola, Inc. Data processor test architecture
JP2526690B2 (ja) * 1990-02-27 1996-08-21 三菱電機株式会社 プログラマブルコントロ―ラの制御方法
JPH03248244A (ja) * 1990-02-27 1991-11-06 Toshiba Corp キャッシュメモリを備えたプロセッサ
US5410685A (en) * 1990-06-12 1995-04-25 Regents Of The University Of Michigan Non-intrinsive method and system for recovering the state of a computer system and non-intrusive debugging method and system utilizing same
US5204864A (en) * 1990-08-16 1993-04-20 Westinghouse Electric Corp. Multiprocessor bus debugger
WO1992014202A1 (en) * 1991-02-01 1992-08-20 Digital Equipment Corporation Method for testing and debugging computer programs
US5321828A (en) * 1991-06-07 1994-06-14 Step Engineering High speed microcomputer in-circuit emulator
US5357628A (en) * 1992-03-25 1994-10-18 Intel Corporation Computer system having integrated source level debugging functions that provide hardware information using transparent system interrupt
US5359608A (en) * 1992-11-24 1994-10-25 Amdahl Corporation Apparatus for activation and deactivation of instruction tracing through use of conditional trace field in branch instructions
US5488688A (en) * 1994-03-30 1996-01-30 Motorola, Inc. Data processor with real-time diagnostic capability
US5530804A (en) * 1994-05-16 1996-06-25 Motorola, Inc. Superscalar processor with plural pipelined execution units each unit selectively having both normal and debug modes
US5623673A (en) * 1994-07-25 1997-04-22 Advanced Micro Devices, Inc. System management mode and in-circuit emulation memory mapping and locking method
US5630102A (en) * 1994-12-19 1997-05-13 Intel Corporation In-circuit-emulation event management system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100576006B1 (ko) * 1997-08-30 2006-08-01 삼성전자주식회사 실시간오퍼레이팅시스템의효율적인온라인디버깅처리및그를위한프로세스스케쥴링방법
KR100705847B1 (ko) * 1999-05-19 2007-04-09 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 데이터 프로세서 및 데이터 처리 방법
KR100743098B1 (ko) * 2000-01-07 2007-07-27 소니 가부시끼 가이샤 시스템 감시 장치 및 시스템 감시 방법
KR100426308B1 (ko) * 2001-12-27 2004-04-08 한국전자통신연구원 인증된 응용 프로그램을 획득하기 위한 트레이스 재실행시스템 및 방법

Also Published As

Publication number Publication date
DE69616463D1 (de) 2001-12-06
EP0762279B1 (en) 2001-10-31
KR100350568B1 (ko) 2002-12-28
JPH09114697A (ja) 1997-05-02
US5737516A (en) 1998-04-07
DE69616463T2 (de) 2002-05-23
EP0762279A1 (en) 1997-03-12

Similar Documents

Publication Publication Date Title
KR970012152A (ko) 디버그 기능을 수행하기 위한 데이타 처리 시스템 및 이의 방법
KR900016866A (ko) 데이타 처리 시스템
KR970012193A (ko) 데이타 처리 시스템을 초기화(initializing) 하기 위한 방법과 회로
KR890002779A (ko) 데이타 처리 장치
EP0356237A3 (en) Integrated Circuit Card
US5133057A (en) Co-processor for control setting an internal flag register operation mode which controlled a main processor execution mode in a multi-processor system
KR860007589A (ko) 데이터 처리장치
JPS634346A (ja) マイクロプロセッサ・デバッグ装置
DE69728632D1 (de) Einzelne Schrittausführung von Prozessor- und Teilsystempipelines während der Fehlersuche in einem Datenverarbeitungssystem
US5954813A (en) Data processor with transparent operation during a background mode and method therefor
EP1172730A3 (en) One-chip system large-scale integrated circuit including processor circuit and its pheripheral circuits
KR970012153A (ko) 데이타 프로세서 및 중단점 작동 실행 방법
KR960001991A (ko) 정보 처리 장치
KR970012168A (ko) 외부 장치를 액세스시키는 데이타 처리 시스템 및 외부 장치를 액세스시키는 방법
US5544307A (en) Microcomputer development support system operable with only background monitor and without cache replacement
JPS58197553A (ja) プログラム監視装置
JPS57164347A (en) Undefined instruction detector for one chip microcomputer
KR960024962A (ko) 마이크로 콘트롤러의 칩내에 합체 가능한 마이크로 콘트롤러 디벨롭먼트 시스템
JP2557629B2 (ja) 割込方式
EP0827080A3 (en) Mircrocomputer with selfdiagnostic unit
JP2591191B2 (ja) ピギーバック・チップ
KR100576006B1 (ko) 실시간오퍼레이팅시스템의효율적인온라인디버깅처리및그를위한프로세스스케쥴링방법
KR960018958A (ko) 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치
KR870006484A (ko) 마이크로 프로세서를 이용한 공정제어방법 및 장치
JPS60178524A (ja) 1チツプマイクロコンピユ−タ

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130808

Year of fee payment: 12

FPAY Annual fee payment

Payment date: 20140805

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee