KR960023223A - 실리콘 이동을 감소시키기 위한 질화 금속막의 처리방법 - Google Patents
실리콘 이동을 감소시키기 위한 질화 금속막의 처리방법 Download PDFInfo
- Publication number
- KR960023223A KR960023223A KR1019950072404A KR19950072404A KR960023223A KR 960023223 A KR960023223 A KR 960023223A KR 1019950072404 A KR1019950072404 A KR 1019950072404A KR 19950072404 A KR19950072404 A KR 19950072404A KR 960023223 A KR960023223 A KR 960023223A
- Authority
- KR
- South Korea
- Prior art keywords
- metal
- layer
- metal layer
- deposition
- plasma
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/58—After-treatment
- C23C14/5826—Treatment with charged particles
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/0641—Nitrides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/14—Metallic material, boron or silicon
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/58—After-treatment
- C23C14/5846—Reactive treatment
- C23C14/586—Nitriding
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C28/00—Coating for obtaining at least two superposed coatings either by methods not provided for in a single one of groups C23C2/00 - C23C26/00 or by combinations of methods provided for in subclasses C23C and C25C or C25D
- C23C28/30—Coatings combining at least one metallic layer and at least one inorganic non-metallic layer
- C23C28/32—Coatings combining at least one metallic layer and at least one inorganic non-metallic layer including at least one pure metallic layer
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C28/00—Coating for obtaining at least two superposed coatings either by methods not provided for in a single one of groups C23C2/00 - C23C26/00 or by combinations of methods provided for in subclasses C23C and C25C or C25D
- C23C28/30—Coatings combining at least one metallic layer and at least one inorganic non-metallic layer
- C23C28/34—Coatings combining at least one metallic layer and at least one inorganic non-metallic layer including at least one inorganic non-metallic material layer, e.g. metal carbide, nitride, boride, silicide layer and their mixtures, enamels, phosphates and sulphates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76862—Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76864—Thermal treatment
Abstract
배리어를 통한 실리콘의 이동을 감소시키기 위한 직접회로상에 금속질화 배리어층의 표면을 처리하는 방법이다. (TiN과 같음)금속 질화 배리어는 질소플라즈마에 노출되어 금속 질화 배리어의 배리어 성능을 개선시킨다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도 내지 제3도는 본 발명의 실시예에 따른 예시적인 질소 플라즈마 처리를 도시하는 부분적으로 완성된 집적회로에 대한 단면도.
Claims (16)
- 기판과 제1금속층과 접촉하는 제1금속의 질화물층을 갖는 집적회로의 제조방법에 있어서, 질화된 제1금속층을 질소 플라즈마에 노출시키는 단계를 포함하는 것을 특징으로 하는 직접회로 제조방법.
- 제1항에 있어서, 질소플라즈마 단계가 0.1Torr 및 100Torr. 사이의 압력으로 질소를 포함하는 반응기에서 수행되고 10 내지 600초 동안 50 내지 500와트의 전력으로 질화된 제1금속층을 플라즈마에 노출시키는 단계를 또한 포함하는 것을 특징으로 하는 방법.
- 제2항에 있어서, 제1금속층과 제1금속의 질화층의 증착이 스퍼터링에 의하여 이루어지고 화학증착법에 의하여 제2금속층을 증착시키는 단계를 또한 포함하는 것을 특징으로 하는 방법.
- 제3항에 있어서, 플라즈마 단계와 제2금속층의 화학적 증착단계가 동일한 반응기내에서 발생하는 것을 특징으로 하는 방법.
- 제4항에 있어서, 제1금속이 티타늄이고 제2금속이 텅스텐인 것을 특징으로 하는 방법.
- 제1금속을 기판에 증착시키는 단계와, 제1금속의 질화층을 제1금속과 접촉상태를 전착시키는 단계와 제2금속층을 제1금속의 질화물과 접촉상태로 전착시키는 단계를 포함하는 기판을 갖는 집적회로를 제조하는 방법에 있어서, 질화물 제1금속층을 증착 후 그리고 제2금속의 증착전에 질소 플라즈마에 노출시키는 단계를 포함하는 것을 특징으로 하는 집적회로 제조방법.
- 제6항에 있어서, 질소플라즈마 단계가 0.1 내지 500Torr. 사이의 압력으로 질소를 포함하는 반응기에서 수행되고 10 내지 600초 동안 50 내지 500와트의 전력으로 질화된 제1금속층은 플라즈마에 노출시키는 단계를 포함하는 것을 특징으로 하는 방법.
- 제7항에 있어서, 제1금속층과 질화된 제1금속층의 증착이 스퍼터링으로 수행되고 제2금속층의 증착이 화학증착법에 의하여 수행되는 것을 특징으로 하는 방법.
- 제8항에 있어서, 플라즈마 단계와 제2금속층의 화학적 증착이 동일한 반응로에서 수행되는 것을 특징으로 하는 방법.
- 제9항에 있어서, 제1금속이 티타늄이고 제2금속이 텅스텐인 것을 특징으로 하는 방법.
- 제6항에 있어서, 플라즈마 단계가 상기 기판이 300℃ 내지 600℃ 사이의 온도에 유지되는 동안 수행되는 것을 특징으로 하는 방법.
- 티타늄을 기판에 스퍼터링하는 단계와, 티타늄 질화층을 티타늄층과 접촉하는 상태로 스퍼터링하는 단계와, 텅스텐층을 티타늄 질화층과 접촉하는 상태로 증착하는 단계를 포함하는 기판을 갖는 집적회로 제조방법에 있어서, 증착후 텅스텐층의 증착전에 티타늄 질화층을 질소분위기에 노출시키는 단계를 포함하는 것을 특징으로 하는 방법.
- 내용 없음
- 제13항에 있어서, 질소플라즈마 단계가 0.1 내지 100Torr.의 압력으로 질소를 함유하는 반응기에서 수행되고 10 내지 600초 사이에서 50 내지 500와트의 전력으로 질화된 제1금속층을 플라즈마에 노출시키는 단계를 포함하는 것을 특징으로 하는 방법.
- 제14항에 있어서, 텅스텐층이 화학증착법에 의하여 증착되는 것을 특징으로 하는 방법.
- 제15항에 있어서, 플라즈마 단계와 텅스텐층의 화학증착이 동일한 반응기내에서 이루어지는 것을 특징으로 하는 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/367,377 | 1994-12-30 | ||
US08/367,377 US5712193A (en) | 1994-12-30 | 1994-12-30 | Method of treating metal nitride films to reduce silicon migration therein |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960023223A true KR960023223A (ko) | 1996-07-18 |
Family
ID=23446923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950072404A KR960023223A (ko) | 1994-12-30 | 1995-12-30 | 실리콘 이동을 감소시키기 위한 질화 금속막의 처리방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5712193A (ko) |
EP (1) | EP0720214A3 (ko) |
JP (1) | JPH08279511A (ko) |
KR (1) | KR960023223A (ko) |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020033533A1 (en) * | 1994-11-14 | 2002-03-21 | Marvin Liao | Interconnect structure for use in an integrated circuit |
US6365495B2 (en) | 1994-11-14 | 2002-04-02 | Applied Materials, Inc. | Method for performing metallo-organic chemical vapor deposition of titanium nitride at reduced temperature |
US6699530B2 (en) * | 1995-07-06 | 2004-03-02 | Applied Materials, Inc. | Method for constructing a film on a semiconductor wafer |
US6291343B1 (en) | 1994-11-14 | 2001-09-18 | Applied Materials, Inc. | Plasma annealing of substrates to improve adhesion |
US6155198A (en) * | 1994-11-14 | 2000-12-05 | Applied Materials, Inc. | Apparatus for constructing an oxidized film on a semiconductor wafer |
TW310461B (ko) * | 1995-11-10 | 1997-07-11 | Matsushita Electric Ind Co Ltd | |
KR100203377B1 (ko) * | 1996-07-16 | 1999-06-15 | 박원훈 | 금속박막의 접착력 증대 방법 |
US5909637A (en) * | 1996-09-20 | 1999-06-01 | Sharp Microelectronics Technology, Inc. | Copper adhesion to a diffusion barrier surface and method for same |
US6139905A (en) * | 1997-04-11 | 2000-10-31 | Applied Materials, Inc. | Integrated CVD/PVD Al planarization using ultra-thin nucleation layers |
EP0883172A1 (en) * | 1997-06-03 | 1998-12-09 | Nec Corporation | Method for manufacturing contact structure having titanium/titanium nitride barrier layer |
KR19990026626A (ko) * | 1997-09-25 | 1999-04-15 | 윤종용 | 반도체 공정의 금속배선 형성방법 |
US5972179A (en) * | 1997-09-30 | 1999-10-26 | Lucent Technologies Inc. | Silicon IC contacts using composite TiN barrier layer |
US5940726A (en) * | 1997-11-06 | 1999-08-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming an electrical contact for embedded memory |
TW357413B (en) * | 1997-12-05 | 1999-05-01 | United Microelectronics Corp | Manufacturing process of transistors |
US6215186B1 (en) * | 1998-01-12 | 2001-04-10 | Texas Instruments Incorporated | System and method of forming a tungstein plug |
US5985759A (en) | 1998-02-24 | 1999-11-16 | Applied Materials, Inc. | Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers |
US6475912B1 (en) | 1998-06-01 | 2002-11-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method and apparatus for fabricating the same while minimizing operating failures and optimizing yield |
US6171963B1 (en) * | 1998-11-30 | 2001-01-09 | Worldwide Semiconductor Manufacturing Corporation | Method for forming a planar intermetal dielectric using a barrier layer |
TW426953B (en) * | 1999-01-22 | 2001-03-21 | United Microelectronics Corp | Method of producing metal plug |
US6221174B1 (en) | 1999-02-11 | 2001-04-24 | Applied Materials, Inc. | Method of performing titanium/titanium nitride integration |
US6342417B2 (en) | 1999-02-16 | 2002-01-29 | Micron Technology, Inc. | Methods of forming materials comprising tungsten and nitrogen |
US6436819B1 (en) | 2000-02-01 | 2002-08-20 | Applied Materials, Inc. | Nitrogen treatment of a metal nitride/metal stack |
US6436825B1 (en) | 2000-04-03 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Method of copper barrier layer formation |
US6177341B1 (en) * | 2000-06-15 | 2001-01-23 | Vanguard International Semiconductor Corporation | Method for forming interconnections in semiconductor devices |
JP2002198368A (ja) * | 2000-12-26 | 2002-07-12 | Nec Corp | 半導体装置の製造方法 |
TWI236092B (en) * | 2001-10-05 | 2005-07-11 | Semiconductor Tech Acad Res Ct | Electroless plating process, and embedded wire and forming process thereof |
KR20030052806A (ko) * | 2001-12-21 | 2003-06-27 | 동부전자 주식회사 | 반도체소자의 제조방법 |
KR100440261B1 (ko) * | 2001-12-22 | 2004-07-15 | 주식회사 하이닉스반도체 | 반도체 소자의 금속 배선 형성 방법 |
KR100806128B1 (ko) * | 2006-12-11 | 2008-02-22 | 삼성전자주식회사 | 반도체 소자의 배선 구조물 및 이의 형성방법 |
JP7191023B2 (ja) * | 2016-12-22 | 2022-12-16 | アプライド マテリアルズ インコーポレイテッド | 下位構造材料に直接rf曝露しない共形の気密性誘電体封入のためのsibn膜 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63229814A (ja) * | 1987-03-19 | 1988-09-26 | Nec Corp | 半導体集積回路の製造方法 |
DE68914080T2 (de) * | 1988-10-03 | 1994-10-20 | Ibm | Kontaktständerstruktur für Halbleitervorrichtungen. |
JPH04100221A (ja) * | 1990-08-18 | 1992-04-02 | Fujitsu Ltd | 半導体装置の製造方法 |
US5175126A (en) * | 1990-12-27 | 1992-12-29 | Intel Corporation | Process of making titanium nitride barrier layer |
US5232871A (en) * | 1990-12-27 | 1993-08-03 | Intel Corporation | Method for forming a titanium nitride barrier layer |
US5389575A (en) * | 1991-07-12 | 1995-02-14 | Hughes Aircraft Company | Self-aligned contact diffusion barrier method |
WO1995034092A1 (en) * | 1994-06-03 | 1995-12-14 | Materials Research Corporation | A method of nitridization of titanium thin films |
US5567483A (en) * | 1995-06-05 | 1996-10-22 | Sony Corporation | Process for plasma enhanced anneal of titanium nitride |
-
1994
- 1994-12-30 US US08/367,377 patent/US5712193A/en not_active Expired - Lifetime
-
1995
- 1995-12-28 JP JP7343824A patent/JPH08279511A/ja not_active Withdrawn
- 1995-12-28 EP EP95120633A patent/EP0720214A3/en not_active Withdrawn
- 1995-12-30 KR KR1019950072404A patent/KR960023223A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP0720214A2 (en) | 1996-07-03 |
US5712193A (en) | 1998-01-27 |
JPH08279511A (ja) | 1996-10-22 |
EP0720214A3 (en) | 1997-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960023223A (ko) | 실리콘 이동을 감소시키기 위한 질화 금속막의 처리방법 | |
KR970052233A (ko) | 메탈 콘택 형성방법 | |
KR950021220A (ko) | 반도체 소자의 텅스텐 실리사이드 형성방법 | |
KR900013588A (ko) | 막 형성 방법 | |
KR970030369A (ko) | 매립매선 형성방법 | |
KR960019584A (ko) | 화학 증착에 의해 증착된 개선된 티탄 질화물 층 및 그 제조 방법 | |
KR960035843A (ko) | 반도체 소자의 금속 배선 형성방법 | |
KR100476482B1 (ko) | 반도체 소자의 장벽 금속층 형성 방법 | |
JPH02177427A (ja) | 半導体装置の製造方法 | |
KR970030654A (ko) | 반도체 소자의 금속 배선 제조방법 | |
KR100286774B1 (ko) | 반도체 소자의 게이트 형성방법_ | |
KR100702113B1 (ko) | 커패시터의 티타늄질화막 형성방법 | |
KR970013058A (ko) | 반도체 소자의 티타늄나이트라이드막 형성방법 | |
KR960042957A (ko) | 반도체 소자의 확산방지층 형성방법 | |
KR100341247B1 (ko) | 반도체소자의제조방법 | |
KR960026167A (ko) | 반도체 소자의 콘택방법 | |
JPH05129227A (ja) | 半導体装置の製造方法 | |
KR930005179A (ko) | 반도체장치의 제조방법 | |
KR910013496A (ko) | 반도체 장치의 제조방법 | |
KR970018073A (ko) | 텅스텐 폴리사이드 게이트 전극 형성 방법 | |
KR910010629A (ko) | 금속 배선막 형성방법 | |
KR970030668A (ko) | 반도체장치의 금속배선 형성 방법 | |
KR19980060642A (ko) | 타이타늄질화막 형성방법 | |
KR970003667A (ko) | 반도체 소자의 도전층 형성방법 | |
KR940016500A (ko) | 2단계 텅스텐-실리사이드 박막 증착방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |