KR950034834A - 모스(mos)형 반도체 장치 - Google Patents

모스(mos)형 반도체 장치 Download PDF

Info

Publication number
KR950034834A
KR950034834A KR1019950000201A KR19950000201A KR950034834A KR 950034834 A KR950034834 A KR 950034834A KR 1019950000201 A KR1019950000201 A KR 1019950000201A KR 19950000201 A KR19950000201 A KR 19950000201A KR 950034834 A KR950034834 A KR 950034834A
Authority
KR
South Korea
Prior art keywords
region
semiconductor device
mos
channel
channel region
Prior art date
Application number
KR1019950000201A
Other languages
English (en)
Inventor
다츠히코 후지히라
다케요시 니시무라
다카시 고바야시
도시히로 아라이
Original Assignee
나카자토 요시히코
후지 덴키 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 나카자토 요시히코, 후지 덴키 가부시키가이샤 filed Critical 나카자토 요시히코
Publication of KR950034834A publication Critical patent/KR950034834A/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692Surface layout
    • H01L29/0696Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712Vertical DMOS transistors, i.e. VDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

본 발명의 목적은 제1도전형의 반도체 기판의 표면층에 방형의 제2도전형 채널 영역과, 그 중앙부에 고불순물 농도의 웰 영역과, 표면층에 제1도전형 소스영역과, 표면상의 MOS 구조를 구비하는 FET의 셀구조의 채널영역의 각부에의 애벌런치 전류의 집중을 방지하고, 내압, 애벌런치 내량을 향상시키는데 있다.
근접하는 셀구조의 채널 영역의 각간의 거리가 변간의 거리보다 작아지도록, 특히 대각선이 일직선상에 있도록 셀구조를 배치함으로써 채널영역의 각부가 근접해서 공핍층이 핀치오프하기 쉬워지므로 각부에의 애벌런치 전류의 집중이 작아진다. 또한 각부간을 고 저항률의 조형상 영역으로 연결함으로써 공핍층의 확산을 용이하게 하는 것도 효과적이다.

Description

모스(MOS)형 반도체 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예의 MOSFET의 상부 구조를 제거한 평면도.

Claims (18)

  1. 제1도전형의 반도체층의 표면층의 제2도전형의 채널 영역과, 그 채널 영역의 표면층의 제1도전형의 소스영역이 각변을 서로 평행으로 하여 형성되는 4개의 주변을 갖는 방형의 셀구조의 복수개를 구비하는 것에 있어서, 서로 각을 마주보고 대향하는 2개의 셀구조의 채널 영역의 각간의 거리가 서로 변을 마주보고 대향하는 2개의 셀구조의 채널 영역의 변간의 거리보다 작은 것을 특징으로 하는 MOS형 반도체 장치.
  2. 제1항에 있어서, 가장 근접되는 2개의 셀구조의 대각선이 일직선상에 있도록 셀구조가 배치되는 것을 특징으로 하는 MOS형 반도체 장치.
  3. 제1항에 있어서, 가장 근접되는 2개의 셀구조의 대각에 있어서, 채널 영역의 간격이 4㎛이하인 것을 특징으로 하는 MOS형 반도체 장치.
  4. 제1항에 있어서, 가장 근접되는 2개의 셀구조의 대각에 있어서, 채널 영역끼리가 연결되는 것을 특징으로 하는 MOS형 반도체 장치.
  5. 제1항 내지 제3항중 어느 한 항에 있어서, 2개의 근접 셀구조의 채널 영역간의 채널 영역의 각을 연결하는 일직선상에서 제1도전형의 반도체층의 표면층에 채널 영역보다 얕고, 채널 영역보다 고 저항률의 제2도전형의 조형상 영역이 채널 영역에 연결해서 형성되는 것을 특징으로 하는 MOS형 반도체 장치.
  6. 제1항 내지 제3항 중 어느 한 항에 있어서, 2개의 근접 셀구조의 채널 영역간의 채널 영역의 각을 연결하는 일직선상에서 제1도전형의 반도체층의 표면층에 채널 영역보다 얕고, 제1도전형의 반도체층보다 고 저항률의 제1도전형의 조형상 영역이 채널 영역에 인접해서 형성되는 것을 특징으로 하는 MOS형 반도체 장치.
  7. 제5항에 있어서, 조형상 영역에 연결하여 채널 영역내에 제2도전형보다 불순물 농도가 높은 영역이 형성되는 것을 특징으로 하는 MOS형 반도체 장치.
  8. 제6항에 있어서, 조형상 영역에 연결하여 채널 영역내에 제2도전형보다 불순물 농도가 높은 영역이 형성되는 것을 특징으로 하는 MOS형 반도체 장치.
  9. 제1항, 제2항, 제3항, 제4항, 제7항 또는 제8항에 있어서, 반도체 칩의 셀구조를 정렬한 부분의 최오주부에 셀구조의 채널 영역의 외측의 변의 일부가 반도체 칩의 변과 평행을 이루는 외주 셀구조를 설치하는 것을 특징으로 하는 MOS형 반도체 장치.
  10. 제9항에 있어서, 외주 셀구조가 셀구조의 칩의 중앙에 근접한 부분에만 제1도전형 소스 영역을 갖는 것을 특징으로 하는 MOS형 반도체 장치.
  11. 제9항에 있어서, 외주 셀구조가 내측의 셀구조보다 면적이 넓은 것을 특징으로 하는 MOS형 반도체 장치.
  12. 제1항, 제2항, 제3항, 제4항, 제7항, 제8항, 제10항 또는 제11항에 있어서, 반도체 칩의 셀구조를 정렬한 부분의 최외주부의 각부에 채널 영역의 외측의 변이 반도체 칩의 각에 대향하는 원호상을 이루는 외각 셀구조를 설치한 것을 특징으로 하는 MOS형 반도체 장치.
  13. 제1항, 제2항, 제3항, 제4항, 제7항, 제8항, 제10항 또는 제11항에 있어서, 반도체 칩의 셀구조를 정렬한 부분의 최외주부의 각부에 셀구조의 채널 영역의 외측의 변이 반도체 칩의 각에 대향하는 원호를 모방한 절선형상인 외각 셀구조를 설치한 것을 특징으로 하는 MOS형 반도체 장치.
  14. 제12항에 있어서, 외각 셀구조가 다른외주 셀구조보다 면적이 넓은 것을 특징으로 하는 MOS형 반도체 장치.
  15. 제13항에 있어서, 외각 셀구조가 다른 외주 셀구조보다 면적이 넓은 것을 특징으로 하는 MOS형 반도체 장치.
  16. 제1항, 제2항, 제3항, 제4항, 제7항, 제8항, 제10항, 제11항, 제14항 또는 제15항에 있어서, 제2도전형 채널 영역의 표면층의 일부에 채널 영역보다 불순물 농도가 높고, 확산 깊이가 얕은 제2도전형의 얕은 베이스 영역을 갖는 것을 특징으로 하는 MOS형 반도체 장치.
  17. 제16항에 있어서, 얕은 베이스 영역의 하방에 제2도전형의 영역으로서 채널 영역만을 갖는 것을 특징으로 하는 MOS형 반도체 장치.
  18. 제1도전형의 반도체층의 표면층의 제2도전형의 채널 영역과, 그 채널 영역의 표면층의 제1도전형의 소스 영역이 각 변을 서로 평행으로 해서 형성되는 4개의 주변을 갖는 방형의 셀구조의 복수개를 구비하고, 상기 제1도전형의 반도체층의 표면 근방에 제1도전형 반도체층 보다 저 저항률의 제1도전형 반도체 영역을 구비한 것에 있어서, 서로 각을 마주보고 대향하는 2개의 셀구조의 채널 영역의 각간의 거리가 서로 변을 마주보고 대향하는 2개의 셀구조의 채널 영역의 변간이 거리보다 작은 것을 특징으로 하는 MOS형 반도체 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950000201A 1994-01-07 1995-01-07 모스(mos)형 반도체 장치 KR950034834A (ko)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP94-364 1994-01-07
JP36494 1994-01-07
JP10887394 1994-05-24
JP94-108873 1994-05-24
JP94-276196 1994-11-10
JP27619694 1994-11-10

Publications (1)

Publication Number Publication Date
KR950034834A true KR950034834A (ko) 1995-12-28

Family

ID=27274438

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950000201A KR950034834A (ko) 1994-01-07 1995-01-07 모스(mos)형 반도체 장치

Country Status (4)

Country Link
EP (2) EP0665595B1 (ko)
KR (1) KR950034834A (ko)
DE (2) DE69505505T2 (ko)
TW (1) TW290735B (ko)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW280945B (ko) 1994-11-21 1996-07-11 Fuji Electric Co Ltd
TW344130B (en) 1995-10-11 1998-11-01 Int Rectifier Corp Termination structure for semiconductor device and process for its manufacture
US5940721A (en) * 1995-10-11 1999-08-17 International Rectifier Corporation Termination structure for semiconductor devices and process for manufacture thereof
DE19606983C2 (de) * 1996-02-24 2000-01-20 Semikron Elektronik Gmbh Leistungshalbleiterbauelement mit planarem Aufbau
GB9713375D0 (en) * 1997-06-26 1997-08-27 Zetex Plc Power fet device
GB9726829D0 (en) * 1997-12-19 1998-02-18 Philips Electronics Nv Power semiconductor devices
WO1999052150A1 (en) * 1998-04-03 1999-10-14 Zetex Plc Guard structure for bipolar semiconductor device
US6022790A (en) * 1998-08-05 2000-02-08 International Rectifier Corporation Semiconductor process integration of a guard ring structure
GB2373634B (en) 2000-10-31 2004-12-08 Fuji Electric Co Ltd Semiconductor device
WO2003028108A1 (fr) * 2001-09-19 2003-04-03 Kabushiki Kaisha Toshiba Semi-conducteur et procede de fabrication
US9214572B2 (en) 2013-09-20 2015-12-15 Monolith Semiconductor Inc. High voltage MOSFET devices and methods of making the devices
US9991376B2 (en) 2013-09-20 2018-06-05 Monolith Semiconductor Inc. High voltage MOSFET devices and methods of making the devices
CN111725318B (zh) * 2020-06-18 2024-04-09 湖南国芯半导体科技有限公司 一种功率半导体器件的元胞结构及其制作方法
CN114420745B (zh) * 2022-03-30 2022-06-28 深圳芯能半导体技术有限公司 一种碳化硅mosfet及其制备方法
CN114744049B (zh) * 2022-06-13 2022-09-27 瑞能半导体科技股份有限公司 碳化硅mosfet半导体器件及制作方法
CN115548101B (zh) * 2022-11-25 2023-03-10 浙江大学 一种碳化硅mosfet晶体管器件

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0687506B2 (ja) * 1988-03-18 1994-11-02 三洋電機株式会社 パワーmosfet
JPH0821714B2 (ja) * 1988-12-06 1996-03-04 サンケン電気株式会社 絶縁ゲート電界効果トランジスタ
CN1019720B (zh) * 1991-03-19 1992-12-30 电子科技大学 半导体功率器件
JPH05160407A (ja) * 1991-12-09 1993-06-25 Nippondenso Co Ltd 縦型絶縁ゲート型半導体装置およびその製造方法

Also Published As

Publication number Publication date
DE69504215D1 (de) 1998-10-01
DE69504215T2 (de) 1999-03-25
EP0749163B1 (en) 1998-10-21
EP0749163A3 (en) 1997-01-08
TW290735B (ko) 1996-11-11
DE69505505T2 (de) 1999-05-06
EP0749163A2 (en) 1996-12-18
DE69505505D1 (de) 1998-11-26
EP0665595A1 (en) 1995-08-02
EP0665595B1 (en) 1998-08-26

Similar Documents

Publication Publication Date Title
KR950034834A (ko) 모스(mos)형 반도체 장치
KR970072395A (ko) 반도체 장치
WO2000033353A3 (en) Field-effect semiconductor devices
KR880700468A (ko) 반도체 장치
KR950034767A (ko) Mis형 반도체장치
EP1187214A3 (en) Semiconductor device with a protection against ESD
ATE470137T1 (de) Fahrgastdetector
KR970067928A (ko) 단락 애노우드 수평형 절연 게이트 바이폴라 트랜지스터
KR940010918B1 (ko) 수직 전계효과 트랜지스터 및 그 반도체 장치
JP2006269633A (ja) 電力用半導体装置
KR910016084A (ko) 불휘발성 반도체장치
KR970060477A (ko) 반도체 장치
KR930003235A (ko) 마스터 슬라이스형 반도체 집적회로 장치의 기본셀 형성을 위한 트랜지스터 배치와 마스터 슬라이스형 반도체 집적회로 장치
KR930009044A (ko) 반도체 장치
KR960032725A (ko) 낮은 도통저항을 갖는 수직 절연 게이트 전계효과 트랜지스터 장치 및 그 형성방법
KR890005895A (ko) 2중확산형 mosfet
DE19540665A1 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
KR870008392A (ko) 직교식 쌍극성 트랜지스터
KR920001749A (ko) 개량된 절연게이트형 트랜지스터를 갖는 반도체장치
KR910008844A (ko) 반도체 장치
KR950012769A (ko) 반도체 소자
KR970060535A (ko) 바이폴라 트랜지스터 및 이 바이폴라 트랜지스터를 갖는 반도체장치
KR930009112A (ko) 반도체장치
US5298789A (en) Semiconductor component for a high blocking bias
JPH02237162A (ja) 絶縁ゲートバイポーラトランジスタ

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid