KR950028303A - 지연회로 및 프로그램 가능한 지연회로망 - Google Patents

지연회로 및 프로그램 가능한 지연회로망 Download PDF

Info

Publication number
KR950028303A
KR950028303A KR1019950005479A KR19950005479A KR950028303A KR 950028303 A KR950028303 A KR 950028303A KR 1019950005479 A KR1019950005479 A KR 1019950005479A KR 19950005479 A KR19950005479 A KR 19950005479A KR 950028303 A KR950028303 A KR 950028303A
Authority
KR
South Korea
Prior art keywords
transistor
drain
source
field effect
gate
Prior art date
Application number
KR1019950005479A
Other languages
English (en)
Korean (ko)
Inventor
꼬우이찌 노로
Original Assignee
세끼자와 다다시
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 세끼자와 다다시, 후지쓰 가부시끼가이샤 filed Critical 세끼자와 다다시
Publication of KR950028303A publication Critical patent/KR950028303A/ko

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00078Fixed delay
    • H03K2005/00084Fixed delay by trimming or adjusting the delay
    • H03K2005/00091Fixed delay by trimming or adjusting the delay using fuse links

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Electronic Switches (AREA)
  • Pulse Circuits (AREA)
  • Dram (AREA)
KR1019950005479A 1994-03-18 1995-03-16 지연회로 및 프로그램 가능한 지연회로망 KR950028303A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP94-49605 1994-03-18
JP6049605A JPH07264021A (ja) 1994-03-18 1994-03-18 信号遅延回路及びプログラム可能な遅延回路

Publications (1)

Publication Number Publication Date
KR950028303A true KR950028303A (ko) 1995-10-18

Family

ID=12835872

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950005479A KR950028303A (ko) 1994-03-18 1995-03-16 지연회로 및 프로그램 가능한 지연회로망

Country Status (2)

Country Link
JP (1) JPH07264021A (ja)
KR (1) KR950028303A (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6111796A (en) * 1999-03-01 2000-08-29 Motorola, Inc. Programmable delay control for sense amplifiers in a memory
DE10051937C2 (de) * 2000-10-19 2002-11-07 Infineon Technologies Ag Schaltungsanordnung zur Programmierung einer Verzögerungszeit eines Signalpfads

Also Published As

Publication number Publication date
JPH07264021A (ja) 1995-10-13

Similar Documents

Publication Publication Date Title
KR920022285A (ko) 출력 버퍼 회로
KR930003558A (ko) 출력회로
KR880001108A (ko) Cmos 입력회로
KR920000177A (ko) 반도체 집적회로장치
KR870006571A (ko) 반도체 기억장치
KR910002127A (ko) 전원절환회로
KR900002552A (ko) 출력회로
KR920015733A (ko) 필드 프로그램가능 게이트 어레이 및 그 방법
KR950028303A (ko) 지연회로 및 프로그램 가능한 지연회로망
KR930020847A (ko) 기준전류 발생회로
KR960009155A (ko) 반도체 소자의 전압 조정 회로
KR970071797A (ko) 지연조정이 용이한 반도체 메모리 장치
KR970003924A (ko) 반도체 장치
KR970067354A (ko) 어드레스 천이 검출 회로
KR960036331A (ko) 출력회로
KR950015377A (ko) 어드레스 천이 검출회로
KR970078007A (ko) 극성 자동전환 회로
KR930005367A (ko) 잡음제거회로
KR950015386A (ko) 반도체 메모리 장치
KR100428688B1 (ko) 전원 전압에 따른 지연 장치
KR19990003651U (ko) 지연회로
KR950015746A (ko) 반도체 기억소자의 신호 입력장치
KR970701450A (ko) 광범위의 전원에서 동작하는데 적합한 저전압 바이씨모스 디지탈 지연 체인(Low-voltage BiCMOS digital delay chain suitable for operation over a wide power supply range)
KR100505393B1 (ko) 출력위상 선택이 가능한 칩 인에이블 버퍼
KR970003192A (ko) 반도체 메모리 장치의 기준전압 발생회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application