KR930015984U - 프로세서 이중화시 공통메모리 액세스회로 - Google Patents

프로세서 이중화시 공통메모리 액세스회로

Info

Publication number
KR930015984U
KR930015984U KR2019910024481U KR910024481U KR930015984U KR 930015984 U KR930015984 U KR 930015984U KR 2019910024481 U KR2019910024481 U KR 2019910024481U KR 910024481 U KR910024481 U KR 910024481U KR 930015984 U KR930015984 U KR 930015984U
Authority
KR
South Korea
Prior art keywords
memory access
circuit during
common memory
access circuit
during processor
Prior art date
Application number
KR2019910024481U
Other languages
English (en)
Other versions
KR950006547Y1 (ko
Inventor
한성용
Original Assignee
엘지정보통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지정보통신 주식회사 filed Critical 엘지정보통신 주식회사
Priority to KR2019910024481U priority Critical patent/KR950006547Y1/ko
Publication of KR930015984U publication Critical patent/KR930015984U/ko
Application granted granted Critical
Publication of KR950006547Y1 publication Critical patent/KR950006547Y1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
KR2019910024481U 1991-12-28 1991-12-28 프로세서 이중화시 공통메모리 액세스회로 KR950006547Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910024481U KR950006547Y1 (ko) 1991-12-28 1991-12-28 프로세서 이중화시 공통메모리 액세스회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910024481U KR950006547Y1 (ko) 1991-12-28 1991-12-28 프로세서 이중화시 공통메모리 액세스회로

Publications (2)

Publication Number Publication Date
KR930015984U true KR930015984U (ko) 1993-07-28
KR950006547Y1 KR950006547Y1 (ko) 1995-08-14

Family

ID=19326107

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910024481U KR950006547Y1 (ko) 1991-12-28 1991-12-28 프로세서 이중화시 공통메모리 액세스회로

Country Status (1)

Country Link
KR (1) KR950006547Y1 (ko)

Also Published As

Publication number Publication date
KR950006547Y1 (ko) 1995-08-14

Similar Documents

Publication Publication Date Title
DE69225537T2 (de) Integrierte Speicherschaltung
KR890015268A (ko) 반도체 기억회로
DE69229763D1 (de) Speicherzugriffsvorrichtung
DE69221218T2 (de) Halbleiterspeicher
DE69216695D1 (de) Halbleiterspeicher
DE69123409D1 (de) Halbleiterspeicherschaltung
DE69223886T2 (de) Analogspeicher-Schaltkreis
DE69317944T2 (de) Integrierte Speicherschaltung
DE69127317D1 (de) Halbleiterspeicherschaltung
DE69227433T2 (de) Speicherzugriffseinrichtung
DE69119617D1 (de) Halbleiterspeicherschaltung
DE69322318D1 (de) Halbleiterspeicherschaltung
DE69129739T2 (de) Speicherschaltung
DE69119636T2 (de) Halbleiterspeicherschaltung
DE69221192D1 (de) Halbleiterspeicherschaltung
DE69224489D1 (de) Speicherzugriffssteuerung
DE69130967D1 (de) Rechnerspeicheranordnung
KR930015984U (ko) 프로세서 이중화시 공통메모리 액세스회로
DE69128173D1 (de) Redundante Halbleiterspeicheranordnung
DE69223857D1 (de) Halbleiterspeicher
KR930003283U (ko) 메모리의 데이타 처리회로
DE69215166T2 (de) Halbleiterspeicher
KR900013271U (ko) 메모리 보호회로
KR930005396U (ko) 메모리 보호회로
KR930001327U (ko) 메모리의 모드 변경회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19980209

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee