KR930001327U - 메모리의 모드 변경회로 - Google Patents

메모리의 모드 변경회로

Info

Publication number
KR930001327U
KR930001327U KR2019910008756U KR910008756U KR930001327U KR 930001327 U KR930001327 U KR 930001327U KR 2019910008756 U KR2019910008756 U KR 2019910008756U KR 910008756 U KR910008756 U KR 910008756U KR 930001327 U KR930001327 U KR 930001327U
Authority
KR
South Korea
Prior art keywords
mode change
change circuit
memory mode
memory
circuit
Prior art date
Application number
KR2019910008756U
Other languages
English (en)
Other versions
KR930003121Y1 (ko
Inventor
김화중
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910008756U priority Critical patent/KR930003121Y1/ko
Publication of KR930001327U publication Critical patent/KR930001327U/ko
Application granted granted Critical
Publication of KR930003121Y1 publication Critical patent/KR930003121Y1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
KR2019910008756U 1991-06-13 1991-06-13 메모리의 모드 변경회로 KR930003121Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910008756U KR930003121Y1 (ko) 1991-06-13 1991-06-13 메모리의 모드 변경회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910008756U KR930003121Y1 (ko) 1991-06-13 1991-06-13 메모리의 모드 변경회로

Publications (2)

Publication Number Publication Date
KR930001327U true KR930001327U (ko) 1993-01-21
KR930003121Y1 KR930003121Y1 (ko) 1993-05-27

Family

ID=19315076

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910008756U KR930003121Y1 (ko) 1991-06-13 1991-06-13 메모리의 모드 변경회로

Country Status (1)

Country Link
KR (1) KR930003121Y1 (ko)

Also Published As

Publication number Publication date
KR930003121Y1 (ko) 1993-05-27

Similar Documents

Publication Publication Date Title
DE69225537D1 (de) Integrierte Speicherschaltung
DE69220715D1 (de) Eingebaute Selbsttestschaltung
DE69225508D1 (de) Ausgangsschaltung
DE69221218D1 (de) Halbleiterspeicher
DE69216695D1 (de) Halbleiterspeicher
DE69213986D1 (de) Schaltungsanordnung
DE69206651D1 (de) Schaltungsanordnung
DE69123409D1 (de) Halbleiterspeicherschaltung
DE69317944D1 (de) Integrierte Speicherschaltung
DE69229315D1 (de) Ausgangs-Schaltkreis
DE69223886D1 (de) Analogspeicher-Schaltkreis
DE69216663D1 (de) Schaltkreis
DE69222706D1 (de) Speichersteueranordnung
DE69127317D1 (de) Halbleiterspeicherschaltung
DE69119617D1 (de) Halbleiterspeicherschaltung
DE69224559D1 (de) Halbleiterspeicher
DE69400402D1 (de) Integrierte Speicherschaltung mit verbesserter Lesezeit
DE69225366D1 (de) Nichtflüchtige Speicherschaltung
DE69220456D1 (de) Schaltungsanordnung
DE69129739D1 (de) Speicherschaltung
DE69119636D1 (de) Halbleiterspeicherschaltung
DE69221192D1 (de) Halbleiterspeicherschaltung
DE69215184D1 (de) Integrierte Schaltung
DE69128652D1 (de) Steuerschaltung
DE69218270D1 (de) Ausgangskontroll-Schaltkreis

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030417

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee