KR930008658B1 - 전압레벨 검출회로 - Google Patents

전압레벨 검출회로 Download PDF

Info

Publication number
KR930008658B1
KR930008658B1 KR1019910000386A KR910000386A KR930008658B1 KR 930008658 B1 KR930008658 B1 KR 930008658B1 KR 1019910000386 A KR1019910000386 A KR 1019910000386A KR 910000386 A KR910000386 A KR 910000386A KR 930008658 B1 KR930008658 B1 KR 930008658B1
Authority
KR
South Korea
Prior art keywords
voltage
level
input signal
pmos transistor
logic
Prior art date
Application number
KR1019910000386A
Other languages
English (en)
Korean (ko)
Other versions
KR920015728A (ko
Inventor
배종욱
Original Assignee
금성일렉트론 주식회사
문정환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사, 문정환 filed Critical 금성일렉트론 주식회사
Priority to KR1019910000386A priority Critical patent/KR930008658B1/ko
Priority to JP4003080A priority patent/JPH0587841A/ja
Priority to DE4200623A priority patent/DE4200623C2/de
Publication of KR920015728A publication Critical patent/KR920015728A/ko
Application granted granted Critical
Publication of KR930008658B1 publication Critical patent/KR930008658B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
    • G01R19/16504—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the components employed
    • G01R19/16519—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the components employed using FET's
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Manipulation Of Pulses (AREA)
  • Power Sources (AREA)
KR1019910000386A 1991-01-12 1991-01-12 전압레벨 검출회로 KR930008658B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019910000386A KR930008658B1 (ko) 1991-01-12 1991-01-12 전압레벨 검출회로
JP4003080A JPH0587841A (ja) 1991-01-12 1992-01-10 電圧レベル検出回路
DE4200623A DE4200623C2 (de) 1991-01-12 1992-01-13 Spannungspegeldetektorschaltkreis

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910000386A KR930008658B1 (ko) 1991-01-12 1991-01-12 전압레벨 검출회로

Publications (2)

Publication Number Publication Date
KR920015728A KR920015728A (ko) 1992-08-27
KR930008658B1 true KR930008658B1 (ko) 1993-09-11

Family

ID=19309687

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910000386A KR930008658B1 (ko) 1991-01-12 1991-01-12 전압레벨 검출회로

Country Status (3)

Country Link
JP (1) JPH0587841A (de)
KR (1) KR930008658B1 (de)
DE (1) DE4200623C2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100475896B1 (ko) * 1997-12-12 2005-07-18 주식회사 하이닉스반도체 고전압레귤레이션회로
FR2822956B1 (fr) 2001-04-02 2003-06-06 St Microelectronics Sa Dispositif de detection d'alimentation

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4453094A (en) * 1982-06-30 1984-06-05 General Electric Company Threshold amplifier for IC fabrication using CMOS technology
JP2514988B2 (ja) * 1987-11-17 1996-07-10 株式会社東芝 センスアンプ回路
JP2695891B2 (ja) * 1989-01-19 1998-01-14 沖電気工業株式会社 コンパレータ回路

Also Published As

Publication number Publication date
JPH0587841A (ja) 1993-04-06
DE4200623C2 (de) 1996-11-28
KR920015728A (ko) 1992-08-27
DE4200623A1 (de) 1992-09-10

Similar Documents

Publication Publication Date Title
KR930009148B1 (ko) 전원전압 조정회로
KR100301368B1 (ko) 파워온리셋회로
KR940003809B1 (ko) Ttl 대 cmos 입력 버퍼
US4820937A (en) TTL/CMOS compatible input buffer
US4752703A (en) Current source polarity switching circuit
US5640122A (en) Circuit for providing a bias voltage compensated for p-channel transistor variations
KR19980701483A (ko) Cmos 전력 온 리셋 회로(cmos power on reset circuit)
US5668483A (en) CMOS buffer having stable threshold voltage
KR20010049227A (ko) 레벨조정회로 및 이를 포함하는 데이터 출력회로
US4677321A (en) TTL compatible input buffer
US5027053A (en) Low power VCC /2 generator
KR100218078B1 (ko) 외부전원전압의 변동이나 환경온도의 변화에 대한 출력전압의 변동을 억제할 수 있는 기판전위발생회로
JPH04351791A (ja) 半導体メモリー装置のデータ入力バッファー
US4004158A (en) Keyed comparator
EP0503803B1 (de) Schaltkreis
US4786825A (en) CMOS Schmitt trigger circuit using ratioed currents to establish switching thresholds
US6046617A (en) CMOS level detection circuit with hysteresis having disable/enable function and method
EP0511856A1 (de) Bezugsgenerator
KR20000068510A (ko) 슬루잉 제어 수단을 갖는 출력 스테이지
KR930008658B1 (ko) 전압레벨 검출회로
US5408145A (en) Low power consumption and high speed NOR gate integrated circuit
EP0651311A2 (de) Selbsterregende Konstantstromquelle
KR20040062646A (ko) 향상된 제어 회로를 포함하는 출력 드라이버
JPH05129922A (ja) 半導体集積回路装置
US20060145749A1 (en) Bias circuit having reduced power-up delay

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050824

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee