KR930001341A - Manufacturing Method of Semiconductor Device - Google Patents

Manufacturing Method of Semiconductor Device Download PDF

Info

Publication number
KR930001341A
KR930001341A KR1019910009541A KR910009541A KR930001341A KR 930001341 A KR930001341 A KR 930001341A KR 1019910009541 A KR1019910009541 A KR 1019910009541A KR 910009541 A KR910009541 A KR 910009541A KR 930001341 A KR930001341 A KR 930001341A
Authority
KR
South Korea
Prior art keywords
oxide film
semiconductor device
manufacturing
forming
nitride
Prior art date
Application number
KR1019910009541A
Other languages
Korean (ko)
Inventor
김용배
김병렬
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910009541A priority Critical patent/KR930001341A/en
Publication of KR930001341A publication Critical patent/KR930001341A/en

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Element Separation (AREA)

Abstract

내용 없음No content

Description

반도체 장치의 제조방법Manufacturing Method of Semiconductor Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

도2a 내지 2g도는 본 발명의 일실시예에 따른 소자분리 방법을 설명하기 위한 공정단면도이다.2A through 2G are cross-sectional views illustrating a device isolation method according to an embodiment of the present invention.

Claims (5)

실리콘기판(100)위에 제1산화막(10) 및 후막의 질화막(20)을 순차적으로 형성하는 단계와, 상기 질화막내에만 주입되도록 채널지이온을 주입하는 단계, 활성영역을 정의하기 위해 상기 질화막을 패턴닝하여 개구부를 형성하는 단계, 상기 활성영역 이외의 식각되지 않은 피일드 질화막(25)을 마스크로 하여 제1산화막(10)을 식각하는 단계, 활성영역에 남아있는 미량의 채널저지이온을 제거함과 동시에 상기 피일드 질화막 내의 채널저지 이온올 확산시키기 위한 희생산화 공정 및 상기 희생산화 공정에 의해 활성영역 위에 형성된 희생산화막(70)을 식각하는 단계로 이루어지는 반도체 제조공정에 있어서, 상기 희생산화막의 습식시각 단계에 이어서 전면적으로 CVD법에 의해 제2산화막(7O)을 형성하는 단계 및 피일드 질화막 주변부에 스페이서(8O)를 형성하는 단계를 더 포함하여 이루어지는 것을 특징으로 하는 반도체 장치의 제조방법.Sequentially forming the first oxide film 10 and the thick nitride film 20 on the silicon substrate 100, injecting channel ions to be injected only into the nitride film, and forming the nitride film to define an active region. Patterning to form an opening, etching the first oxide film 10 using the non-etched nitride nitride film 25 other than the active region as a mask, and removing a small amount of channel blocking ions remaining in the active region. And simultaneously etching the sacrificial oxide film 70 formed on the active region by the sacrificial oxidation process to diffuse the channel blocking ionol in the nitride nitride film. Forming the second oxide film 70 by the CVD method after the visual step and forming the spacer 80 on the periphery of the nitride film A method of manufacturing a semiconductor device, characterized by further comprising the step. 제1항에 있어서, 상기 제2산화막의 두께는 300 내지 3000Å범위 내에 있는 것을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein the thickness of the second oxide film is in a range of 300 to 3000 GPa. 제1항에 있어서, 상기 스페이서(80) 형성공정은 비등방성 식각공정으로 구성되는 것을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein said spacer (80) forming step is composed of an anisotropic etching step. 제3항에 있어서, 상기 비등방성 식각공징후에 습식시각공정을 더 포하하는 것을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 3, further comprising a wet visual process after the anisotropic etching process sign. 제3 또는 제4항에 있어서, 상기 비등방성 식각공정에 의해 상기 제2산화막의 두께가 100 내지 200Å될 때까지 식각하고, 나머지 산화막을 습식식각 공정에 의해 제거하는 것을 특징으로 하는 반도체 장치의 제조방법.The semiconductor device according to claim 3 or 4, wherein the second oxide film is etched by the anisotropic etching process until the thickness of the second oxide film is 100 to 200 GPa, and the remaining oxide film is removed by a wet etching process. Way. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019910009541A 1991-06-10 1991-06-10 Manufacturing Method of Semiconductor Device KR930001341A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910009541A KR930001341A (en) 1991-06-10 1991-06-10 Manufacturing Method of Semiconductor Device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910009541A KR930001341A (en) 1991-06-10 1991-06-10 Manufacturing Method of Semiconductor Device

Publications (1)

Publication Number Publication Date
KR930001341A true KR930001341A (en) 1993-01-16

Family

ID=67482881

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910009541A KR930001341A (en) 1991-06-10 1991-06-10 Manufacturing Method of Semiconductor Device

Country Status (1)

Country Link
KR (1) KR930001341A (en)

Similar Documents

Publication Publication Date Title
KR930001341A (en) Manufacturing Method of Semiconductor Device
KR920005296A (en) Semiconductor Device Separation Manufacturing Method
KR940016887A (en) Method of forming fine gate electrode of semiconductor device
KR940001346A (en) Method of manufacturing semiconductor device separator
KR960002714A (en) Device isolation insulating film formation method of semiconductor device
KR960002640A (en) Semiconductor device and manufacturing method
KR930014885A (en) Device Separation Method of Semiconductor Device
KR920013600A (en) Method of forming planar isolation region of semiconductor device
KR930003320A (en) Method of forming an isolation region of a semiconductor device
KR900015320A (en) Trench fine pattern formation method
KR930020716A (en) Manufacturing method of semiconductor device of ITLDD structure
KR920001618A (en) Device isolation method using self-alignment
KR970053372A (en) Device Separation Method of Semiconductor Device
KR920015602A (en) Isolation Method of Moss Device
KR970052189A (en) Field oxide film formation method of a semiconductor device
KR920017181A (en) LOCOS process method using oxygen ion implantation
KR930005159A (en) Device Separation Method of Semiconductor Memory Device
KR920008923A (en) Device isolation region formation method of semiconductor integrated circuit
KR930005188A (en) Device Separation Method of Semiconductor Device
KR920013775A (en) Trench using transistor manufacturing method
KR900017146A (en) Manufacturing Method of Semiconductor Device
KR930005143A (en) Isolation Method of Semiconductor Devices
KR970053400A (en) Semiconductor device isolation formation method
KR920010830A (en) Device isolation oxide film formation method
KR920010752A (en) Method of forming isolation film for semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application