KR930005188A - Device Separation Method of Semiconductor Device - Google Patents

Device Separation Method of Semiconductor Device Download PDF

Info

Publication number
KR930005188A
KR930005188A KR1019910014505A KR910014505A KR930005188A KR 930005188 A KR930005188 A KR 930005188A KR 1019910014505 A KR1019910014505 A KR 1019910014505A KR 910014505 A KR910014505 A KR 910014505A KR 930005188 A KR930005188 A KR 930005188A
Authority
KR
South Korea
Prior art keywords
nitride film
oxide film
forming
semiconductor device
film
Prior art date
Application number
KR1019910014505A
Other languages
Korean (ko)
Other versions
KR930008887B1 (en
Inventor
김용배
김병렬
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910014505A priority Critical patent/KR930008887B1/en
Publication of KR930005188A publication Critical patent/KR930005188A/en
Application granted granted Critical
Publication of KR930008887B1 publication Critical patent/KR930008887B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)

Abstract

내용 없음.No content.

Description

반도체 장치의 소자 분리 방법Device Separation Method of Semiconductor Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도(A)-(F)는 발명의 실시예에 따른 소자분리 방법을 보인 공정도.2 (A)-(F) is a process diagram showing a device isolation method according to an embodiment of the invention.

Claims (8)

반도체 기판(100)위에 제1산화막(10)을 형성하고 포토레지스터를 도포한 후 소정의 마스크 패턴(20)을 형성하는 제1공정과, 상기 마스크 패턴(20)전면으로 질소이온(15)을 기판 하부로 주입하는 제2공정과, 상기 마스크 패턴(20)을 제거하고 고온 열처리를 하여 기판 하부에 실리콘 질화막(40)을 형성하는 제3공정과, 제3공정의 결과적 구조 위에 질소이온(17)주입을 행하여 질화산화막(12)을 형성하는 제4공정과, 질화막(50)을 형성하는 제5공정과, 상기 질화막(50)내에 주입되도록 채널저지 이온(18)을 주입하는 제6공정과, 활성영역을 정의하기 위해 상기 질화막(50)을 패터닝하여 개구부(2)를 형성하는 제7공정과, 상기 필드 질화막(52)을 마스크로 하여 개구부(2)아래의 질화막 산화막(12)을 식각하는 제8공정과, 활성영역에 남아 있는 미량의 채널저지 이온을 제거함과 동시에 상기 필드 질화막(52)내의 채널저지 이온을 확산시키기 위한 희생 산화하는 제9공정과, 사기 희생 산화 공정에 의해 활성영역 위에 형성된 희생 산화막(60)을 식각하는 제10공정으로 이루어지는 것을 특징으로 하는 반도체 장치의 소자분리방법.A first process of forming the first oxide film 10 on the semiconductor substrate 100, applying a photoresist and forming a predetermined mask pattern 20, and nitrogen ion 15 to the entire surface of the mask pattern 20 A second process of injecting the lower portion of the substrate, a third process of removing the mask pattern 20 and performing a high temperature heat treatment to form a silicon nitride film 40 on the lower portion of the substrate, and a nitrogen ion (17) on the resulting structure A fourth step of forming the nitride oxide film 12 by injection, a fifth step of forming the nitride film 50, a sixth step of injecting channel blocking ions 18 to be injected into the nitride film 50, and And a seventh step of forming the opening 2 by patterning the nitride film 50 to define an active region, and etching the nitride oxide film 12 under the opening 2 using the field nitride film 52 as a mask. And the eighth step of removing the trace amount of channel blocking ions remaining in the active region. And a ninth step of sacrificial oxidation for diffusing the channel blocking ions in the field nitride film 52 and a tenth step of etching the sacrificial oxide film 60 formed on the active region by a fraudulent sacrificial oxidation process. Device Separation Method of Semiconductor Device. 제1항에 있어서, 상기 실리콘 질화막(40)의 폭은 필드 질화막(52)의 폭보다 작게 형성되는 것을 특징으로 하는 반도체 장치의 소자분리방법.2. The method of claim 1, wherein the width of the silicon nitride film (40) is smaller than the width of the field nitride film (52). 제1항에 있어서, 제2공정의 질소 이온(15)주입량은 적어도 5×1015이상인 것을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein the injection amount of nitrogen ions (15) in the second step is at least 5 × 10 15 . 제1항에 있어서, 제4공정의 질소이온(17)주입량은 1×1012내지 1×1014인 것을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein the amount of nitrogen ions (17) injected in the fourth step is 1 × 10 12 to 1 × 10 14 . 제1항에 있어서, 상기 제1산화막(12)은 100Å∼500Å의 두께로 형성되는 것을 특징으로 하는 반도체 장치의 소자분리 방법.2. The method of claim 1, wherein the first oxide film (12) is formed to a thickness of 100 kV to 500 kV. 제1항에 있어서, 상기 고온 열처리 온도는 1000℃이상인 것을 특징으로 하는 반도체 장치의 소자분리방법.The method of claim 1, wherein the high temperature heat treatment temperature is 1000 ° C. or higher. 제1항에 있어서, 상기 희생 산화막(50)은 200Å-1000Å의 두께로 형성되는 것을 특징으로 하는 반도체 장치의 소자분리방법.The method of claim 1, wherein the sacrificial oxide film (50) is formed to a thickness of 200 Å-1000 Å. 제1항에 있어서, 실리콘 질화막(40)은 반도체 기판(100)이래에 형성되는 채널저지층(70)형성 깊이보다 더 아래에 형성되는 것을 특징으로 하는 반도체 장치의 소자분리 방법.The method of claim 1, wherein the silicon nitride film (40) is formed below the depth of the channel blocking layer (70) formed after the semiconductor substrate (100). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910014505A 1991-08-22 1991-08-22 Device seperating method of semiconductor apparatus KR930008887B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910014505A KR930008887B1 (en) 1991-08-22 1991-08-22 Device seperating method of semiconductor apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910014505A KR930008887B1 (en) 1991-08-22 1991-08-22 Device seperating method of semiconductor apparatus

Publications (2)

Publication Number Publication Date
KR930005188A true KR930005188A (en) 1993-03-23
KR930008887B1 KR930008887B1 (en) 1993-09-16

Family

ID=19318918

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910014505A KR930008887B1 (en) 1991-08-22 1991-08-22 Device seperating method of semiconductor apparatus

Country Status (1)

Country Link
KR (1) KR930008887B1 (en)

Also Published As

Publication number Publication date
KR930008887B1 (en) 1993-09-16

Similar Documents

Publication Publication Date Title
KR890003028A (en) Manufacturing method of high resistance polycrystalline silicon
KR960019649A (en) Manufacturing Method of Semiconductor Device
KR920022562A (en) Semiconductor Integrated Circuit Manufacturing Method
KR930005188A (en) Device Separation Method of Semiconductor Device
KR910005458A (en) Manufacturing Method of Semiconductor Equipment
KR950012603A (en) Semiconductor device manufacturing method
KR960026459A (en) Transistor Manufacturing Method
KR940016619A (en) Gate electrode formation method of semiconductor device
KR940001346A (en) Method of manufacturing semiconductor device separator
KR950021107A (en) How to Form Contact Holes
KR970054268A (en) Manufacturing Method of Semiconductor SOH Element
KR930005159A (en) Device Separation Method of Semiconductor Memory Device
KR940010387A (en) Semiconductor device manufacturing method
KR900005570A (en) Device isolation method of integrated circuit by NOIS
KR930020716A (en) Manufacturing method of semiconductor device of ITLDD structure
KR970054527A (en) Silicon structure semiconductor device on insulator and manufacturing method thereof
KR920010954A (en) Manufacturing Method of MOS Transistor
KR960039420A (en) How to manufacture 3-pole field emitter
KR950034828A (en) Manufacturing method and gate structure of MOS transistor using copper electrode
KR970003708A (en) Method for manufacturing gate electrode of semiconductor device
KR890011118A (en) Manufacturing Method of Semiconductor Device
KR920010827A (en) Device isolation method of semiconductor device
KR930001341A (en) Manufacturing Method of Semiconductor Device
KR950034490A (en) Field oxide film formation method of a semiconductor device
JPS5571071A (en) Manufacture of field effect type semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010807

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee