KR920001618A - Device isolation method using self-alignment - Google Patents

Device isolation method using self-alignment Download PDF

Info

Publication number
KR920001618A
KR920001618A KR1019900008522A KR900008522A KR920001618A KR 920001618 A KR920001618 A KR 920001618A KR 1019900008522 A KR1019900008522 A KR 1019900008522A KR 900008522 A KR900008522 A KR 900008522A KR 920001618 A KR920001618 A KR 920001618A
Authority
KR
South Korea
Prior art keywords
channel
region
stop region
film
polysilicon film
Prior art date
Application number
KR1019900008522A
Other languages
Korean (ko)
Inventor
김시호
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019900008522A priority Critical patent/KR920001618A/en
Publication of KR920001618A publication Critical patent/KR920001618A/en

Links

Landscapes

  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)

Abstract

내용 없음No content

Description

자기정렬을 이용한 소자격리 방법Device isolation method using self-alignment

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명의 공정 단면도.2 is a cross-sectional view of the process of the present invention.

Claims (2)

기판위에 필드산화막/폴리실리콘막을 차례로 형성한후 이 폴리 실리콘막을 이용하여 패턴처리하여 채널영역과 채널-스톱영역을 한정하는 단계, 채널-스톱영역에 불순물을 주입하는 단계, P,R을 이용한 표면평탄화단계, 채널-스톱영역의 P,R은 남기고 폴리 실리콘막위의 P,R은 에칭하여 모두 제거하는 단계, 채널-스톱영역을 패턴하기위해 사용된 액티브영역의 폴리실리콘막을 제거하는 단계, 채널-스톱영역의 P,R을 마스크로하여 액티브영역의 필트산화막을 제거한 후 마스크로 사용된 P,R을 제거하는 단계가 차례로 진행됨을 특징으로 하는 자기정렬을 이용한 소자격리방법.Forming a field oxide film / polysilicon film on a substrate in turn, patterning the film using the polysilicon film to define a channel region and a channel-stop region, implanting impurities into the channel-stop region, and surface using P and R. Planarization step, etching P and R on the polysilicon film while leaving P and R of the channel-stop region, removing all polysilicon film of the active region used to pattern the channel-stop region, channel- A method of isolating a device using self-alignment according to claim 1, wherein the step of removing the P and R used as a mask is performed in order after removing the filter oxide film of the active area using P and R of the stop region as a mask. 제1항에 있어서, 채널영역과 채널-스톱영역을 패턴하기 위해 사용된 폴리실리콘막을 질화막으로 함을 특징으로 하는 자기정렬을 이용한 소자격리방법.The method of claim 1, wherein the polysilicon film used for patterning the channel region and the channel-stop region is a nitride film. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019900008522A 1990-06-11 1990-06-11 Device isolation method using self-alignment KR920001618A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900008522A KR920001618A (en) 1990-06-11 1990-06-11 Device isolation method using self-alignment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900008522A KR920001618A (en) 1990-06-11 1990-06-11 Device isolation method using self-alignment

Publications (1)

Publication Number Publication Date
KR920001618A true KR920001618A (en) 1992-01-30

Family

ID=67482825

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900008522A KR920001618A (en) 1990-06-11 1990-06-11 Device isolation method using self-alignment

Country Status (1)

Country Link
KR (1) KR920001618A (en)

Similar Documents

Publication Publication Date Title
EP0401786A3 (en) Method of manufacturing a lateral bipolar transistor
KR920001618A (en) Device isolation method using self-alignment
KR980006032A (en) Method of forming an isolation region of a semiconductor device
KR920015602A (en) Isolation Method of Moss Device
JPS5591879A (en) Electrostatic induction type transistor
KR920010917A (en) Manufacturing method of stack capacitor using trench
KR940016887A (en) Method of forming fine gate electrode of semiconductor device
KR930003320A (en) Method of forming an isolation region of a semiconductor device
KR970052145A (en) Twin well formation method of semiconductor device
KR920013600A (en) Method of forming planar isolation region of semiconductor device
KR920008923A (en) Device isolation region formation method of semiconductor integrated circuit
KR920010752A (en) Method of forming isolation film for semiconductor device
KR920010743A (en) Method of forming isolation region of semiconductor device
KR930001341A (en) Manufacturing Method of Semiconductor Device
KR920003467A (en) Field oxide film formation method
KR920015612A (en) Device isolation method of semiconductor device
KR940016589A (en) Field oxide film manufacturing method
KR920013775A (en) Trench using transistor manufacturing method
KR960026610A (en) Field oxide film formation method of semiconductor device
KR920013662A (en) Manufacturing Method of Isolation Using Various Local Polyoxides
KR920003472A (en) Trench isolation method using etch back
KR920010947A (en) Morse Device Isolation Method
KR970052189A (en) Field oxide film formation method of a semiconductor device
KR960035958A (en) Device Separating Method of Semiconductor Device
KR970053375A (en) Field oxide film formation method of a semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination