KR920020069U - 독서용 확대경 - Google Patents

독서용 확대경

Info

Publication number
KR920020069U
KR920020069U KR2019910005087U KR910005087U KR920020069U KR 920020069 U KR920020069 U KR 920020069U KR 2019910005087 U KR2019910005087 U KR 2019910005087U KR 910005087 U KR910005087 U KR 910005087U KR 920020069 U KR920020069 U KR 920020069U
Authority
KR
South Korea
Prior art keywords
reading magnifier
magnifier
reading
Prior art date
Application number
KR2019910005087U
Other languages
English (en)
Other versions
KR940006427Y1 (ko
Inventor
윤광렬
Original Assignee
윤광렬
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤광렬 filed Critical 윤광렬
Priority to KR2019910005087U priority Critical patent/KR940006427Y1/ko
Priority to US07/706,898 priority patent/US5157588A/en
Priority to US07/859,663 priority patent/US5199164A/en
Publication of KR920020069U publication Critical patent/KR920020069U/ko
Application granted granted Critical
Publication of KR940006427Y1 publication Critical patent/KR940006427Y1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B25/00Eyepieces; Magnifying glasses
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
KR2019910005087U 1991-03-30 1991-04-12 독서용 확대경 KR940006427Y1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR2019910005087U KR940006427Y1 (ko) 1991-04-12 1991-04-12 독서용 확대경
US07/706,898 US5157588A (en) 1991-03-30 1991-05-29 Semiconductor package and manufacture thereof
US07/859,663 US5199164A (en) 1991-03-30 1992-03-30 Method of manufacturing semiconductor package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910005087U KR940006427Y1 (ko) 1991-04-12 1991-04-12 독서용 확대경

Publications (2)

Publication Number Publication Date
KR920020069U true KR920020069U (ko) 1992-11-17
KR940006427Y1 KR940006427Y1 (ko) 1994-09-24

Family

ID=19312692

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910005087U KR940006427Y1 (ko) 1991-03-30 1991-04-12 독서용 확대경

Country Status (2)

Country Link
US (1) US5157588A (ko)
KR (1) KR940006427Y1 (ko)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2765278B2 (ja) * 1991-05-31 1998-06-11 株式会社デンソー 電子装置の製造方法
JP2705368B2 (ja) * 1991-05-31 1998-01-28 株式会社デンソー 電子装置
US5586388A (en) * 1991-05-31 1996-12-24 Nippondenso Co., Ltd. Method for producing multi-board electronic device
US5646827A (en) * 1991-05-31 1997-07-08 Nippondenso Co., Ltd. Electronic device having a plurality of circuit boards arranged therein
EP0516149B1 (en) * 1991-05-31 1998-09-23 Denso Corporation Electronic device
CA2071381C (en) * 1991-07-19 1998-12-15 Youji Satou Electronic apparatus, card-type electronic component used with the electronic apparatus, and electronic system with expanding apparatus for expanding function of electronic apparatus
US5544007A (en) * 1991-07-19 1996-08-06 Kabushiiki Kaisha Toshiba Card-shaped electronic device used with an electronic apparatus and having shield plate with conductive portion on a lateral side
US5404271A (en) 1991-07-30 1995-04-04 Kabushiki Kaisha Toshiba Electronic apparatus having a card storing section formed within a body between a support frame and an upper case of the body and having functional elements mounted between the support frame and a lower case of the body
US5504648A (en) * 1991-09-06 1996-04-02 Kabushiki Kaisha Toshiba Electronic apparatus and electronic system with expanding apparatus having interlock, ejector, grounding, and lock mechanisms, for expanding function of electronic apparatus
US5229917A (en) * 1992-07-24 1993-07-20 The United States Of America As Represented By The Secretary Of The Air Force VLSI integration into a 3-D WSI dual composite module
DE4326207A1 (de) * 1992-10-06 1994-04-07 Hewlett Packard Co Mechanisch schwimmendes Mehr-Chip-Substrat
US5323292A (en) * 1992-10-06 1994-06-21 Hewlett-Packard Company Integrated multi-chip module having a conformal chip/heat exchanger interface
DE4237632A1 (de) * 1992-11-07 1994-05-11 Export Contor Ausenhandelsgese Schaltungsanordnung
US5307240A (en) * 1992-12-02 1994-04-26 Intel Corporation Chiplid, multichip semiconductor package design concept
KR100245257B1 (ko) * 1993-01-13 2000-02-15 윤종용 웨이퍼 수준의 반도체 패키지의 제조방법
US5331591A (en) * 1993-02-01 1994-07-19 At&T Bell Laboratories Electronic module including a programmable memory
US5379187A (en) * 1993-03-25 1995-01-03 Vlsi Technology, Inc. Design for encapsulation of thermally enhanced integrated circuits
DE4310446C1 (de) * 1993-03-31 1994-05-05 Export Contor Ausenhandelsgese Schaltungsanordnung
US5455387A (en) * 1994-07-18 1995-10-03 Olin Corporation Semiconductor package with chip redistribution interposer
JP3054576B2 (ja) * 1995-04-26 2000-06-19 シャープ株式会社 半導体装置
FR2758935B1 (fr) * 1997-01-28 2001-02-16 Matra Marconi Space France Boitier micro-electronique multi-niveaux
US5856915A (en) * 1997-02-26 1999-01-05 Pacesetter, Inc. Vertically stacked circuit module using a platform having a slot for establishing multi-level connectivity
JP3653417B2 (ja) * 1999-06-09 2005-05-25 株式会社日立製作所 マルチチップモジュールの封止構造
JP2002058134A (ja) * 2000-08-09 2002-02-22 Auto Network Gijutsu Kenkyusho:Kk 電子制御ユニットの搭載構造
US6703559B2 (en) * 2001-07-19 2004-03-09 Kyocera America, Inc. Feedthrough assembly having cut-out areas in metal housing adjacent ceramic feedthrough
GB2379330A (en) * 2001-08-29 2003-03-05 Motorola Inc Package for electronic components and method for forming a package for electronic components
JP2004165501A (ja) * 2002-11-14 2004-06-10 Alps Electric Co Ltd 回路モジュール
ES2314409T3 (es) * 2003-07-02 2009-03-16 SIEMENS HOME AND OFFICE COMMUNICATIONS DEVICES GMBH & CO. KG Apantallamiento para componentes y/o circuitos electronicos amenazados por iem (interferencias electromagnetcas) de aparatos electronicos.
US7675151B1 (en) * 2005-06-01 2010-03-09 Rockwell Collins, Inc. Silicon-based packaging for electronic devices
DE102006056363B4 (de) * 2006-11-29 2010-12-09 Infineon Technologies Ag Halbleitermodul mit mindestens zwei Substraten und Verfahren zur Herstellung eines Halbleitermoduls mit zwei Substraten
US8081478B1 (en) * 2008-12-09 2011-12-20 Lockheed Martin Corporation Fluid cooled electronics module cover
US8385073B2 (en) * 2009-07-08 2013-02-26 Flextronics Ap, Llc Folded system-in-package with heat spreader
US8547699B1 (en) * 2010-11-09 2013-10-01 Adtran, Inc. Enclosure for outside plant equipment with interconnect for mating printed circuit boards, printed circuit board device and method of repairing outside plant equipment
US9731370B2 (en) 2013-04-30 2017-08-15 Infineon Technologies Ag Directly cooled substrates for semiconductor modules and corresponding manufacturing methods
WO2014188632A1 (ja) * 2013-05-23 2014-11-27 パナソニック株式会社 放熱構造を有する半導体装置および半導体装置の積層体
CN106206492B (zh) * 2016-08-22 2018-06-22 深圳市创锐微电子科技有限公司 一种散热式多芯片集成电路封装
CN106057755B (zh) * 2016-08-22 2018-08-07 许恩明 一种用于多芯片封装的散热机构
CN106098635B (zh) * 2016-08-22 2018-07-27 东莞立德电子有限公司 一种结构优化的集成电路封装
CN108807312B (zh) * 2016-08-22 2020-07-14 林锦国 一种散热装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4320438A (en) * 1980-05-15 1982-03-16 Cts Corporation Multi-layer ceramic package
US4296456A (en) * 1980-06-02 1981-10-20 Burroughs Corporation Electronic package for high density integrated circuits
US4468717A (en) * 1982-06-09 1984-08-28 Sperry Corporation Apparatus for cooling integrated circuit chips
DE3573137D1 (en) * 1984-10-03 1989-10-26 Sumitomo Electric Industries Material for a semiconductor device and process for its manufacture
GB2167906B (en) * 1984-11-23 1988-08-10 Gec Avionics Rack mounted circuit module
EP0346061A3 (en) * 1988-06-08 1991-04-03 Fujitsu Limited Integrated circuit device having an improved package structure
US4980753A (en) * 1988-11-21 1990-12-25 Honeywell Inc. Low-cost high-performance semiconductor chip package
US5053853A (en) * 1990-05-08 1991-10-01 International Business Machines Corporation Modular electronic packaging system

Also Published As

Publication number Publication date
US5157588A (en) 1992-10-20
KR940006427Y1 (ko) 1994-09-24

Similar Documents

Publication Publication Date Title
KR920020069U (ko) 독서용 확대경
ATA9591A (de) Brillengestell
FI920698A0 (fi) Kortinlukijalaite
DE69207176T2 (de) Optischer Sensor
NO923578L (no) Omdannede kaseinmiceller
ATE137279T1 (de) Stoffauflauf
DE69220923D1 (de) Optischer sensor
FI910116A (fi) sigma-delta-modulator foer d/a-omvandlare
ATA131391A (de) Reibring
FI922095A (fi) Substituerade karboxylsyraderivat
FI924355A (fi) Substituerade imidazolylpropensyraderivat
FI934710A0 (fi) 4-aryl-3-(heteroarylureido)kinolinderivat
NO920874L (no) Dataoverfoeringsanordning
NO924464D0 (no) Data-dekoeringsanordning
BR9105989A (pt) Dispositivo de leitura
ITTO920878A1 (it) Violino
ATA170491A (de) Mauerstein
ATA39792A (de) Maehwerk
ATE163916T1 (de) Ethyl-6-formyloxy-4-hexenoat
ATA9892A (de) Formstein
ATA67791A (de) Rollski
DE9316665U1 (de) Lesevorrichtung
BR7101820U (pt) Pluviometro de leitura direta
KR930004983U (ko) 플라이가 일체로 형성된 렌즈
KR920014648U (ko) 독서대

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

E902 Notification of reason for refusal
B701 Decision to grant
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20050706

Year of fee payment: 12

EXPY Expiration of term