KR910020881A - 반도체 집적회로장치 - Google Patents

반도체 집적회로장치 Download PDF

Info

Publication number
KR910020881A
KR910020881A KR1019910008835A KR910008835A KR910020881A KR 910020881 A KR910020881 A KR 910020881A KR 1019910008835 A KR1019910008835 A KR 1019910008835A KR 910008835 A KR910008835 A KR 910008835A KR 910020881 A KR910020881 A KR 910020881A
Authority
KR
South Korea
Prior art keywords
electrode
integrated circuit
semiconductor integrated
circuit device
semiconductor chip
Prior art date
Application number
KR1019910008835A
Other languages
English (en)
Other versions
KR940003377B1 (ko
Inventor
가츠지 토코나미
시게오 오시마
Original Assignee
아오이 죠이치
가부시기가이샤 도시바
다카다이 마사다카
도시바 마이크로 일렉트로닉스 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시기가이샤 도시바, 다카다이 마사다카, 도시바 마이크로 일렉트로닉스 가부시기가이샤 filed Critical 아오이 죠이치
Publication of KR910020881A publication Critical patent/KR910020881A/ko
Application granted granted Critical
Publication of KR940003377B1 publication Critical patent/KR940003377B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • H01L23/5286Arrangements of power or ground buses
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

내용 없음

Description

반도체 집적회로장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 일실시예에 의한 반도체 집적회로장치의 구성을 나타낸 블록도, 제2도는 본 발명의 다른 실시예에 의한 반도체 집적회로장치의 구성을 나타낸 블록도.

Claims (1)

  1. 반도체칩(101)상에 배치되어, 회로(102)에 접속된 제1의 전극(104)과, 상기 반도체칩상에 배치되어 상기 제1의 전극에 접속된 제2의 전극(105)과, 상기 반도체칩의 외부에 설치되어, 상기 회로를 동작시킬 경우에 상기 제1의 전극에 접속되는 외부신호 입력용리드(109)와, 상기 반도체칩의 외부에 설치되어, 상기 회로를 동작시키지 않을 경우에 상기 제2의 전극에 접속되어, 상기 제1의 전극을 전원전위로 하는 전원용 리드(108)를 구비한 것을 특징으로 하는 반도체 집적회로장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910008835A 1990-05-31 1991-05-30 반도체 집적회로장치 KR940003377B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP02-14883 1990-05-31
JP2141883A JP2538698B2 (ja) 1990-05-31 1990-05-31 半導体集積回路装置
JP02-141883 1990-05-31

Publications (2)

Publication Number Publication Date
KR910020881A true KR910020881A (ko) 1991-12-20
KR940003377B1 KR940003377B1 (ko) 1994-04-21

Family

ID=15302383

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910008835A KR940003377B1 (ko) 1990-05-31 1991-05-30 반도체 집적회로장치

Country Status (5)

Country Link
US (1) US5134455A (ko)
EP (1) EP0459502B1 (ko)
JP (1) JP2538698B2 (ko)
KR (1) KR940003377B1 (ko)
DE (1) DE69124007T2 (ko)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5764941A (en) * 1980-10-09 1982-04-20 Hitachi Ltd Semiconductor integrated circuit device
JPS57192046A (en) * 1981-05-21 1982-11-26 Fujitsu Ltd Integrated circuit device
JPH0815167B2 (ja) * 1986-03-26 1996-02-14 株式会社日立製作所 半導体装置
JPS63283150A (ja) * 1987-05-15 1988-11-21 Nec Corp 集積回路

Also Published As

Publication number Publication date
JPH0435046A (ja) 1992-02-05
DE69124007T2 (de) 1997-05-28
EP0459502A3 (en) 1993-01-13
EP0459502B1 (en) 1997-01-08
EP0459502A2 (en) 1991-12-04
US5134455A (en) 1992-07-28
KR940003377B1 (ko) 1994-04-21
DE69124007D1 (de) 1997-02-20
JP2538698B2 (ja) 1996-09-25

Similar Documents

Publication Publication Date Title
KR920000072A (ko) 반도체 집적회로
KR890009068A (ko) 레벨변환회로
KR890012385A (ko) 반도체 집적회로
KR900015142A (ko) 반도체 집적회로장치
KR880012008A (ko) 전원절환회로
KR920013937A (ko) 반도체집적회로
KR840008075A (ko) 스위칭 제어신호 발생용 반도체 집적회로장치
KR910003898A (ko) 전원용 모놀리식집적회로
KR840008099A (ko) 출력회로
KR880008518A (ko) 필터장치
KR910017604A (ko) 반도체장치
KR900019324A (ko) A.c. 대 저 전압 d.c. 변환기
KR910008863A (ko) 반도체 집적회로
KR920015364A (ko) 출력 버퍼회로
KR910016077A (ko) 반도체집적회로
KR910002128A (ko) 집적 제어 회로
KR920010906A (ko) 반도체 기억장치
KR910017734A (ko) 전자기기장치
KR920009015A (ko) 반도체 칩의 보호회로
KR910007238A (ko) 증폭 회로
KR910010705A (ko) 반도체집적회로
KR930001223A (ko) 반도체 집적 회로 장치
KR930005232A (ko) 반도체 집적회로
KR910020881A (ko) 반도체 집적회로장치
KR910013261A (ko) 반도체 집적회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110318

Year of fee payment: 18

EXPY Expiration of term