KR910005457A - Sog를 이용한 트렌치 벽면 도핑방법 - Google Patents

Sog를 이용한 트렌치 벽면 도핑방법 Download PDF

Info

Publication number
KR910005457A
KR910005457A KR1019890012562A KR890012562A KR910005457A KR 910005457 A KR910005457 A KR 910005457A KR 1019890012562 A KR1019890012562 A KR 1019890012562A KR 890012562 A KR890012562 A KR 890012562A KR 910005457 A KR910005457 A KR 910005457A
Authority
KR
South Korea
Prior art keywords
sog
trench
doping method
trench wall
wall doping
Prior art date
Application number
KR1019890012562A
Other languages
English (en)
Other versions
KR920007350B1 (ko
Inventor
신봉조
송한정
김홍식
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019890012562A priority Critical patent/KR920007350B1/ko
Publication of KR910005457A publication Critical patent/KR910005457A/ko
Application granted granted Critical
Publication of KR920007350B1 publication Critical patent/KR920007350B1/ko

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)

Abstract

내용 없음

Description

SOG를 이용한 트렌치 벽면 도핑방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도 내지 제5도는 본발명의 공정도를 나타낸 것이다.

Claims (1)

  1. 도우핑된(인이나 비소, 보론)SOG(2)를 멀티코팅하여 균일하게 트렌치(1)에 채워넣고 800-1000℃사이에서 커링시켜 트렌치(1)부근에 균일한 확산영역(3)을 형성하므로 트렌치(1)내의 어느부분이나 균일하게 확산되게 한후 커리드 SOG를 습식식각으로 제거하여 커패시턴스(4)를 안정화시킬수 있게함을 특징으로 하는 SOG를 이용한 트렌치 벽멱 도핑방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890012562A 1989-08-31 1989-08-31 Sog를 이용한 트렌치 벽면 도핑방법 KR920007350B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890012562A KR920007350B1 (ko) 1989-08-31 1989-08-31 Sog를 이용한 트렌치 벽면 도핑방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890012562A KR920007350B1 (ko) 1989-08-31 1989-08-31 Sog를 이용한 트렌치 벽면 도핑방법

Publications (2)

Publication Number Publication Date
KR910005457A true KR910005457A (ko) 1991-03-30
KR920007350B1 KR920007350B1 (ko) 1992-08-31

Family

ID=19289495

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890012562A KR920007350B1 (ko) 1989-08-31 1989-08-31 Sog를 이용한 트렌치 벽면 도핑방법

Country Status (1)

Country Link
KR (1) KR920007350B1 (ko)

Also Published As

Publication number Publication date
KR920007350B1 (ko) 1992-08-31

Similar Documents

Publication Publication Date Title
KR910005457A (ko) Sog를 이용한 트렌치 벽면 도핑방법
KR890007400A (ko) 트렌치 에칭법
ES2150929T3 (es) Procedimiento para la obtencion de 3,7-dialquilxantinas a partir de 3-alquilxantinas.
DE3062516D1 (en) Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor
JPS5419675A (en) Production of semiconductor devices
JPS5552272A (en) High withstanding voltage dsa mos transistor
JPS5418684A (en) Manufacture of semiconductor device
KR970053440A (ko) 반도체의 소자격리방법
KR910005385A (ko) 대칭적 포물선 정션 형성 방법
KR920001649A (ko) 폴리에치 잉여물의 제거방법
JPS534886A (en) Cable laying process
KR920008976A (ko) 폴리전극의 경사를 이용한 ldd 제조방법
KR920007222A (ko) Lpcvd질화막 제조공정을 이용한 p-n접합 제조방법
KR920007145A (ko) 옥사이드 절연 locos 제조방법
JPS5344181A (en) Production of semiconductor device
KR910005389A (ko) 삽입층 유전체 필름 및 오토-도핑 소오스 필름으로 bpsg/psg 필름을 이용한 제조방법
KR900019263A (ko) Mnos의 산소이온 주입을 이용한 커패시터 제조방법
JPS53147461A (en) Production of semiconductor device
KR900002468A (ko) 고주파 바이폴라 트랜지스터의 제조방법
KR900019254A (ko) 고속용 바이폴라 트랜지스터의 제조방법
KR890017813A (ko) 트랜지스터 제조 방법
KR920015615A (ko) 바이폴라 트랜지스터의 제조방법
KR850005131A (ko) 에피택셜 성장 기술에 의한 메사 트랜지스터의 제작방법
KR910015060A (ko) 자기 정열을 이용한 ccd 채널의 제조방법
KR910012187A (ko) 알칼리토류 황화물 형광체의 표면처리 방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050718

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee