KR890017959A - Scroll Window Signal Generation Circuit of Digital Image Processing Equipment - Google Patents

Scroll Window Signal Generation Circuit of Digital Image Processing Equipment Download PDF

Info

Publication number
KR890017959A
KR890017959A KR1019880005806A KR880005806A KR890017959A KR 890017959 A KR890017959 A KR 890017959A KR 1019880005806 A KR1019880005806 A KR 1019880005806A KR 880005806 A KR880005806 A KR 880005806A KR 890017959 A KR890017959 A KR 890017959A
Authority
KR
South Korea
Prior art keywords
signal
window
input
scroll
inputting
Prior art date
Application number
KR1019880005806A
Other languages
Korean (ko)
Other versions
KR910007392B1 (en
Inventor
송광섭
Original Assignee
안시환
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 안시환, 삼성전자 주식회사 filed Critical 안시환
Priority to KR1019880005806A priority Critical patent/KR910007392B1/en
Publication of KR890017959A publication Critical patent/KR890017959A/en
Application granted granted Critical
Publication of KR910007392B1 publication Critical patent/KR910007392B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

내용 없음No content

Description

디지탈 영상처리장치의 스크롤 윈도우신호 발생회로Scroll Window Signal Generation Circuit of Digital Image Processing Equipment

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 본 발명에 따른 회로도.1 is a circuit diagram according to the present invention.

Claims (3)

디지탈 영상처리 장치의 스크롤 윈도우신호 발생회로에 있어서, 제 1 입력단(10)으로 입력되는 기본클럭신호(3.58MHZ)를 오아게이트(OR)으로 입력하여 제 2 입력단(20)으로 입력되는 동기분리에서 발생된 실제데이타 리드용 동기신호를 클리어 신호로 입력하여 상기 제 2 입력단(20)의 입력에 따라 상기 오아게이트(OR)의 출력을 클럭으로 입력하여 한 수평동기 기간의 수평 화면을 카운팅하는 제 1 수단(10)과, 제 5 입력단(50)의 스크롤 선택신호를 로드신호단으로 입력하고 제3,4입력단(30,40)을 통해 사용자의 시크롤 윈도우 좌, 우 선택신호를 입력하며 상기 선택신호와 스크롤 윈도우 최좌,우 인식신호에 따라 상승 및 하강 모드가 설정되어 카운팅에 의해 스크롤 윈도우 설정 신호를 발생하는 제 2 수단(200)과, 상기 제1,2수단(100,200)의 출력 카운팅 값을 비교하고 노아게이트(NOR)에서 논리화하여 스크롤 윈도우 신호를 발생하며 상기 오아게이트(OR)로 입력하며 선택된 윈도우에 따라 세팅되도록 하는 제 3 수단(300)과, 상기 제 2 수단(200)의 출력을 소정 인버팅한 후 논리조합으로 화면의 최좌,우의 마지막에 해당하는 윈도우 인식신호를 발생하여 상기 제 2 수단(200)의 더 이상의 키입력에 무관하게 윈도우 이동을 정지하는 제 4 수단(400)으로 구성됨을 특징으로 하는 회로.In the scroll window signal generation circuit of a digital image processing apparatus, a basic clock signal (3.58MHZ) input to the first input terminal (10) is input to the second input terminal (20) in an synchronous separation. A first screen for counting the horizontal screen of the horizontal synchronization period by inputting the generated actual data read synchronization signal as a clear signal and inputting the output of the OR gate as a clock according to the input of the second input terminal 20; Inputting the scroll selection signal of the means 10 and the fifth input terminal 50 as the load signal terminal, and inputting the left and right selection signals of the user's seek window through the third and fourth input terminals 30 and 40; The second means 200 generating the scroll window setting signal by counting the rising and falling modes according to the signal and the left and right recognition signals of the scroll window, and output counting values of the first and second means 100 and 200. Compare A third means (300) for generating a scroll window signal by logic in an agate (NOR), inputting to the oragate (OR), and being set according to a selected window, and outputting the output of the second means (200). And a fourth means 400 for generating window recognition signals corresponding to the last left and right sides of the screen by a logical combination and stopping the window movement irrespective of further key input of the second means 200. Characterized by a circuit. 제 1 항에 있어서, 제 2 수단(20)이 앤드게이트(AND1,AND2)가 상기 제 4 수단(400)의 출력에 따라 제 3 카운터(CNT3)의 상승 및 하강 카운팅을 설정하며 상기 제 3 카운터(CNT3)가 초기 스코롤 선택화면의 중간윈도우를 선택하도록 구성됨을 특징으로 하는 회로.2. The third counter of claim 1, wherein the second means 20 sets the rising and falling counting of the third counter CNT3 according to the output of the fourth means 400 by the AND gates AND1 and AND2. (CNT3) is configured to select an intermediate window of the initial score selection screen. 제 1 항에 있어서, 제 3 수단(300)이 상기 제1,2수단(100,200)의 출력을 익스클루시브 오아게이트(XOR2-XOR5)에서 비교하고 상기 비교값을 논리게이트(NOR)에서 논리화하여 스크롤 윈도우 신호를 발생하도록 구성됨을 특징으로 하는 회로.The method of claim 1, wherein the third means 300 compares the outputs of the first and second means (100, 200) at the exclusive oragate (XOR2-XOR5) and logicalizes the comparison value at the logic gate (NOR). And generate a scroll window signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880005806A 1988-05-18 1988-05-18 Scroll window signal generation circuit KR910007392B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880005806A KR910007392B1 (en) 1988-05-18 1988-05-18 Scroll window signal generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880005806A KR910007392B1 (en) 1988-05-18 1988-05-18 Scroll window signal generation circuit

Publications (2)

Publication Number Publication Date
KR890017959A true KR890017959A (en) 1989-12-18
KR910007392B1 KR910007392B1 (en) 1991-09-25

Family

ID=19274484

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880005806A KR910007392B1 (en) 1988-05-18 1988-05-18 Scroll window signal generation circuit

Country Status (1)

Country Link
KR (1) KR910007392B1 (en)

Also Published As

Publication number Publication date
KR910007392B1 (en) 1991-09-25

Similar Documents

Publication Publication Date Title
KR930014148A (en) Motion detector
KR930014040A (en) Address transition detection circuit
GB1264023A (en) Frame synchronisation system
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR890017959A (en) Scroll Window Signal Generation Circuit of Digital Image Processing Equipment
JPS554178A (en) Information control system
KR920007430A (en) Synchronous circuit
KR920017417A (en) DTMF signal detection device and method
KR920007382A (en) Edge Detection Circuit of Digital Transmission System
KR970049379A (en) 16-bit parallel descrambling data generation circuit of 16-bit parallel descrambler
KR870006739A (en) Frame Sync Detection Method and Circuit
KR890013914A (en) Channel assignment circuit of digital exchange
KR920005643A (en) Synchronization Generation Circuit of Still Image Telephone
KR920001924A (en) Field detection circuit
KR900001158A (en) Synchronization Clock Generation Circuit in Serial Data Communication
KR880008646A (en) Real time image boundary detection circuit
KR920005577A (en) Thermal head control unit in facsimile
KR890006067A (en) Color automatic adjustment circuit of hardware cursor
KR920001839A (en) System Clock Generation Circuit of Digital System
KR890006041A (en) Tone decoder
KR910004023A (en) Character display circuit in image display device
KR910014787A (en) Computer reset circuit
JPS56116154A (en) Interrupting detection circuit
KR880008640A (en) Character Generator Control Circuit of Double Scan Television
KR970031816A (en) Synchronization Signal Polarity Recognition Circuit in Multi-Mode Monitors

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020830

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee