KR920001924A - Field detection circuit - Google Patents

Field detection circuit Download PDF

Info

Publication number
KR920001924A
KR920001924A KR1019900008429A KR900008429A KR920001924A KR 920001924 A KR920001924 A KR 920001924A KR 1019900008429 A KR1019900008429 A KR 1019900008429A KR 900008429 A KR900008429 A KR 900008429A KR 920001924 A KR920001924 A KR 920001924A
Authority
KR
South Korea
Prior art keywords
unit
output
latch
field detection
latch unit
Prior art date
Application number
KR1019900008429A
Other languages
Korean (ko)
Other versions
KR930005187B1 (en
Inventor
이인범
김영수
신명철
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019900008429A priority Critical patent/KR930005187B1/en
Publication of KR920001924A publication Critical patent/KR920001924A/en
Application granted granted Critical
Publication of KR930005187B1 publication Critical patent/KR930005187B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/08Separation of synchronising signals from picture signals
    • H04N5/10Separation of line synchronising signal from frame synchronising signal or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Circuits Of Receivers In General (AREA)
  • Synchronizing For Television (AREA)

Abstract

내용 없음No content

Description

필드검출회로Field detection circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 이 발명에 따른 필드검출회로의 블럭도,1 is a block diagram of a field detection circuit according to the present invention;

제2도는 이 발명에 따른 필드검출회로도,2 is a field detection circuit diagram according to the present invention;

제3도는 이 발명에 따른 필드검출회로도의 카운터부 회로도.3 is a counter circuit diagram of the field detection circuit diagram according to the present invention.

Claims (1)

복합동기신호(CS)를 조합하여 제어신호를 출력하는 제어부(100)와, 상기 제어부(100)에 연결되어 상기 제어부(100)의 제어에 따라, 엎 또는 다운카운트를 하는 엎다운 카운터부(200)와, 상기 업다운 카운터부(200)에 연결되어 상기 엎다운 카운터부(200)의 출력을 래치하여 수직동기신호로 출력하는 제1래치부(300)와, 상기 제1래치부(300)에 연결되어 상기 제1래치부(300)의 출력을 일정시간 딜레이시켜 출력하는 카운터부(400)와, 상기 제1래치부(300) 및 카운터부(400)에 연결되어 상기 제1래치부(300) 및 카운터부(400)의 출력을 래치시켜 윈도우 펄스를 출력하는 제2래치부(500)와, 상기 제2래치부(500)에 연결되어 상기 제2래치부(500)의 출력 및 복합동기신호(CS)를 조합하여 토글시킴으로서 필드검출신호를 출력하는 필드검출부(600)와, 상기 제1래치부(300)의 출력을 조합하여 상기 카운터부(400) 및 상기 필드 검출부(600)에 리세트신호를 공급하는 리세트부(700)와, 로 구성되는 것을 특징으로 하는 필드검출회로.A control unit 100 that combines the composite synchronization signal CS and outputs a control signal, and a down counter unit 200 connected to the control unit 100 and down or down counting under the control of the control unit 100. And a first latch unit 300 connected to the up-down counter unit 200 and latching an output of the down-counter unit 200 to output a vertical synchronization signal, and to the first latch unit 300. It is connected to the counter unit 400 for outputting the output of the first latch unit 300 by a predetermined time delay, the first latch unit 300 and the counter unit 400 is connected to the first latch unit 300 And the second latch unit 500 for latching the output of the counter unit 400 to output a window pulse, and the second latch unit 500 connected to the second latch unit 500 to output and synchronize the output of the second latch unit 500. By combining and switching the signal CS, the field detection unit 600 for outputting the field detection signal and the output of the first latch unit 300 are combined. And a reset unit (700) for supplying a reset signal to the counter unit (400) and the field detection unit (600). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900008429A 1990-06-08 1990-06-08 Field detecting circuit KR930005187B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900008429A KR930005187B1 (en) 1990-06-08 1990-06-08 Field detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900008429A KR930005187B1 (en) 1990-06-08 1990-06-08 Field detecting circuit

Publications (2)

Publication Number Publication Date
KR920001924A true KR920001924A (en) 1992-01-30
KR930005187B1 KR930005187B1 (en) 1993-06-16

Family

ID=19299904

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900008429A KR930005187B1 (en) 1990-06-08 1990-06-08 Field detecting circuit

Country Status (1)

Country Link
KR (1) KR930005187B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020063462A (en) * 2001-01-29 2002-08-03 원인호 Manufacture of work safety gloves
KR20040018756A (en) * 2002-08-27 2004-03-04 안호성 Easy Soft Sanitary Gloves

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020063462A (en) * 2001-01-29 2002-08-03 원인호 Manufacture of work safety gloves
KR20040018756A (en) * 2002-08-27 2004-03-04 안호성 Easy Soft Sanitary Gloves

Also Published As

Publication number Publication date
KR930005187B1 (en) 1993-06-16

Similar Documents

Publication Publication Date Title
KR840005000A (en) Horizontal scan frequency multiplication circuit
KR890006010A (en) FM radio receiver
KR910011013A (en) Recording control system of video subtitle
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR880009473A (en) Frequency modulation circuit
KR890006085A (en) PLL circuit
KR920020856A (en) Synchronous Clock Generation Circuit
KR920001924A (en) Field detection circuit
KR900004167A (en) Blanking circuit of TV receiver
KR880002370A (en) Synchronous AFC Circuit
KR920007461A (en) Field decision circuit
KR920007430A (en) Synchronous circuit
KR880001147A (en) Vertical drive pulse generator
KR910009107A (en) Color signal enhancer
KR910006136A (en) Inverter control hoist
KR960009398A (en) Synchronous Clock Generation Circuit
KR910009047A (en) Synchronous Signal Separation Circuit
KR920003648A (en) Synchronous Clock Generation Circuit
KR890007565A (en) Synchronous Protection Circuit of Video System
SU1396255A1 (en) Device for shaping relative bipulse signal
KR910005647A (en) Synchronous compensation circuit
KR920003722A (en) External frame synchronization circuit of exchange system
KR880001152A (en) TV Proximity Prevention System for Vision Protection
KR910003999A (en) Compound Synchronization Generation Circuit
KR930005444A (en) Horizontal Synchronous Signal Separator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070514

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee