KR890002992A - Manufacturing method of MOS field effect transistor - Google Patents

Manufacturing method of MOS field effect transistor Download PDF

Info

Publication number
KR890002992A
KR890002992A KR1019870008420A KR870008420A KR890002992A KR 890002992 A KR890002992 A KR 890002992A KR 1019870008420 A KR1019870008420 A KR 1019870008420A KR 870008420 A KR870008420 A KR 870008420A KR 890002992 A KR890002992 A KR 890002992A
Authority
KR
South Korea
Prior art keywords
oxide film
effect transistor
field effect
manufacturing
etching
Prior art date
Application number
KR1019870008420A
Other languages
Korean (ko)
Inventor
이정인
박형건
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019870008420A priority Critical patent/KR890002992A/en
Publication of KR890002992A publication Critical patent/KR890002992A/en

Links

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

내용 없음No content

Description

모오스 전계효과 트랜지스터의 제조방법Manufacturing method of MOS field effect transistor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 (A)-(G)도는 본 발명에 따른 제조 공정도1 (A)-(G) is a manufacturing process diagram according to the present invention

Claims (3)

모드스 전계효과 트랜지스터의 제조방법에 있어서, 제 1 도 전형의 반도체기판(1)상에 필드 산화막(2)과 게이트 산화막(3)을 형성하는 제 1 공정과, 상기 산화막 상부에 폴리실리콘(4)과 제 1 산화막(5)을 순차적으로 형성하는 제 2 공정과, 상기 제 1 산화막(5)상부에 포토레지스트 패턴을 형성하여 게이트(4')를 형성하는 제 3 공정과, 상기 이온주입이 끝난 반도체기판 전면에 제 2 산화막(7)을 도포하고 이방성 드리아 에칭으로 에치백(Etch-Back)하는 제 5 공정과, 고농도인 제 2 드레인 및 소오스를 형성하기 위하여 제 2 도 전형의 제 2 이온 주입을 하는 제 6 공정과, 고농도인 제 2 드레인 및 소오스를 형성하기 위하여 제 2 도 전형의 제 2 이온주입을 하는 제 6 공정과, 상기 이온주입후 반도체기판 전면엥 제 3 산화막(9)을 성장시키는 제 7 공정으로 이루어짐을 특징으로 하는 모오스 전계효과 트랜지스터의 제조방법.1. A method of manufacturing a mode field effect transistor, comprising: a first step of forming a field oxide film 2 and a gate oxide film 3 on a semiconductor substrate 1 of a first conductivity type, and a polysilicon 4 on the oxide film; ) And a second step of sequentially forming the first oxide film 5, a third step of forming a gate 4 ′ by forming a photoresist pattern on the first oxide film 5, and the ion implantation. A fifth process of applying a second oxide film 7 to the entire surface of the finished semiconductor substrate and etching-back by anisotropic dry etching, and second ions of the second conductivity type to form a high concentration of the second drain and the source. A sixth step of implanting, a sixth step of injecting a second ion of a second conductivity type to form a high concentration second drain and source, and a third oxide film 9 on the entire surface of the semiconductor substrate after the ion implantation. It consists of the seventh process to grow Mohs method for producing a field effect transistor as set. 제 1 항에 있어서, 제 3 공정의 에칭방법은 플라즈마 에칭방법이고, 제 5 공정의 에칭방법은 반응성이 이온 에칭방법임을 특징으로 하는 모오스 전계효과 트랜지스터의 제조방법.The method of manufacturing a MOS field effect transistor according to claim 1, wherein the etching method of the third step is a plasma etching method, and the etching method of the fifth step is an ion etching method having reactivity. 제 1 항 및 제 2 항에 있어서, 제 5 공정의 되엣치용 제 2 산화막을 질화막으로 대치함을 특징으로 하는 모오스 전계효과 트랜지스터의 제조방법.The method of manufacturing a MOS field effect transistor according to claim 1 or 2, wherein the second oxide film for etching back in the fifth step is replaced with a nitride film. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870008420A 1987-07-31 1987-07-31 Manufacturing method of MOS field effect transistor KR890002992A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870008420A KR890002992A (en) 1987-07-31 1987-07-31 Manufacturing method of MOS field effect transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870008420A KR890002992A (en) 1987-07-31 1987-07-31 Manufacturing method of MOS field effect transistor

Publications (1)

Publication Number Publication Date
KR890002992A true KR890002992A (en) 1989-04-12

Family

ID=68279852

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870008420A KR890002992A (en) 1987-07-31 1987-07-31 Manufacturing method of MOS field effect transistor

Country Status (1)

Country Link
KR (1) KR890002992A (en)

Similar Documents

Publication Publication Date Title
KR970701932A (en) CO-IMPLANTATION OF ARSENIC AND PHOSPHORUS IN EXTENDED DRAIN REGION FOR IMPROVED PERFORMANCE OF HIGH VOLTAGE NMOS DEVICE
KR890002992A (en) Manufacturing method of MOS field effect transistor
KR910019204A (en) LDD manufacturing method using slop gate
KR940016888A (en) Transistor Formation Method
KR910001902A (en) Method for forming lightweight doped drain source of gate electrode film in MOS transistor
KR880013258A (en) Manufacturing Method of Semiconductor Device
KR900004035A (en) Manufacturing method of morph transistors having different operating ranges
KR970053069A (en) Method of manufacturing MOS field effect transistor
KR890005888A (en) Manufacturing method of LDD structure semiconductor device
KR950002056A (en) Manufacturing method of MOS transistor
KR970053075A (en) Manufacturing method of morph transistor
KR930003434A (en) LDD structure MOS transistor manufacturing method
KR880008421A (en) Polycrystalline Silicon Oxide Growth Inhibition Method
KR970024308A (en) Low doping drain thin film transistor manufacturing method
KR920015437A (en) MOS transistor
KR960009066A (en) Transistor manufacturing method of semiconductor device
KR920013746A (en) LDD structure transistor manufacturing method
KR910005441A (en) Buried contact formation method using silicide
KR910005483A (en) Capacitor Manufacturing Method
KR920015442A (en) Method of manufacturing semiconductor memory device
KR920011562A (en) LDD structure transistor manufacturing method
KR910019255A (en) Formation method of L.D.D using polyslow profile
KR920010769A (en) Manufacturing method of MOS transistor using local nitrogen ion implantation
KR960026973A (en) Method of manufacturing thin film transistor
KR920015611A (en) CMOS manufacturing method

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
SUBM Submission of document of abandonment before or after decision of registration