KR910019255A - Formation method of L.D.D using polyslow profile - Google Patents

Formation method of L.D.D using polyslow profile Download PDF

Info

Publication number
KR910019255A
KR910019255A KR1019900005005A KR900005005A KR910019255A KR 910019255 A KR910019255 A KR 910019255A KR 1019900005005 A KR1019900005005 A KR 1019900005005A KR 900005005 A KR900005005 A KR 900005005A KR 910019255 A KR910019255 A KR 910019255A
Authority
KR
South Korea
Prior art keywords
polyslow
formation method
oxide film
etching
profile
Prior art date
Application number
KR1019900005005A
Other languages
Korean (ko)
Inventor
이경태
이청행
김세진
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019900005005A priority Critical patent/KR910019255A/en
Publication of KR910019255A publication Critical patent/KR910019255A/en

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

내용 없음No content

Description

폴리슬로우프프로파일을 이용한 L.D.D.의 형성방법Formation method of L.D.D. using polyslow profile

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 3 도의 (가)∼(라) 및 (라′),(마′)도는 본 발명 폴리슬로우프프로파일을 이용한 L.D.D.구조의 형성공정을 도시한 반도체의 단면도이다.3A to 3D, and Figs. 3A to 3D are cross-sectional views of a semiconductor showing a process of forming an L.D.D.structure using the polyslow profile of the present invention.

Claims (1)

실리콘기판(1)의 실리콘산화막(2)상에 폴리실리콘층(3)과 WSi층(4′)을 차례로 퇴적형성하는 공정과, 상기 WSi층(4′)위에 포토레지스트(5)를 도포건조시켜 포토마스크(6)로 마스킹한 후 폴리슬로우프에칭을 실시하여 상기 폴리실리콘층(3)을 경사지게 식각하는 에칭공정 및, 상기 에칭공정 다음에 얇은 산화막(8) 재성장공정을 거친후나 또는 얇은 산화막(8) 재성장공정없이 곧바로 포토마스크(9)로 마스킹하여 불순물이온을 주입하는 이온 주입 공정으로 이루어진 폴리슬로우프프로파일을 이용한 L.D.D. 형성방법.Depositing and sequentially forming the polysilicon layer 3 and the WSi layer 4 'on the silicon oxide film 2 of the silicon substrate 1, and applying and drying the photoresist 5 on the WSi layer 4'. After etching the polysilicon layer 3 by masking with a photomask 6 and then performing polyslow etching, and after the etching process, a thin oxide film 8 regrowth process or a thin oxide film (8) LDD using polyslow profile consisting of an ion implantation process in which impurity ions are implanted by directly masking with a photomask (9) without a regrowth process Formation method. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900005005A 1990-04-11 1990-04-11 Formation method of L.D.D using polyslow profile KR910019255A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900005005A KR910019255A (en) 1990-04-11 1990-04-11 Formation method of L.D.D using polyslow profile

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900005005A KR910019255A (en) 1990-04-11 1990-04-11 Formation method of L.D.D using polyslow profile

Publications (1)

Publication Number Publication Date
KR910019255A true KR910019255A (en) 1991-11-30

Family

ID=67470022

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900005005A KR910019255A (en) 1990-04-11 1990-04-11 Formation method of L.D.D using polyslow profile

Country Status (1)

Country Link
KR (1) KR910019255A (en)

Similar Documents

Publication Publication Date Title
KR970018187A (en) Semiconductor device manufacturing method
KR910019255A (en) Formation method of L.D.D using polyslow profile
KR960009015A (en) Gate electrode formation method of semiconductor device
KR920015592A (en) LDD structure transistor manufacturing method
KR960026973A (en) Method of manufacturing thin film transistor
KR970008427A (en) Gate oxide film formation method of semiconductor device
KR920010769A (en) Manufacturing method of MOS transistor using local nitrogen ion implantation
KR920011562A (en) LDD structure transistor manufacturing method
KR920013627A (en) Titanium Silicide Formation Method of Semiconductor Device
KR960036142A (en) Thin film transistor structure and manufacturing method
KR920013625A (en) Ion Implantation Method of Semiconductor Device
KR940001450A (en) Gate manufacturing method of field effect transistor
KR940016924A (en) Method for manufacturing transistor for high speed device
KR910005441A (en) Buried contact formation method using silicide
KR890002992A (en) Manufacturing method of MOS field effect transistor
KR910001902A (en) Method for forming lightweight doped drain source of gate electrode film in MOS transistor
KR920020636A (en) Manufacturing process of semiconductor device
KR970003964A (en) MOS transistor manufacturing method
KR890002991A (en) Manufacturing method of SeaMOS semiconductor device
KR910019257A (en) Method for manufacturing P-channel transistor
KR930001353A (en) Bimos manufacturing method
KR910017634A (en) Memory Cell Capacitor Manufacturing Method
KR920015433A (en) MOS transistor process method
KR910016099A (en) Dual gate transistor manufacturing method
KR980005881A (en) Method of manufacturing semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application