KR880014472A - 원칩 마이크로 콤퓨터 - Google Patents

원칩 마이크로 콤퓨터 Download PDF

Info

Publication number
KR880014472A
KR880014472A KR1019880004477A KR880004477A KR880014472A KR 880014472 A KR880014472 A KR 880014472A KR 1019880004477 A KR1019880004477 A KR 1019880004477A KR 880004477 A KR880004477 A KR 880004477A KR 880014472 A KR880014472 A KR 880014472A
Authority
KR
South Korea
Prior art keywords
chip microcomputer
data bus
internal
internal data
note
Prior art date
Application number
KR1019880004477A
Other languages
English (en)
Other versions
KR970006645B1 (ko
Inventor
노부히사 와타나베
Original Assignee
오가 노리오
소니 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오가 노리오, 소니 가부시키가이샤 filed Critical 오가 노리오
Publication of KR880014472A publication Critical patent/KR880014472A/ko
Application granted granted Critical
Publication of KR970006645B1 publication Critical patent/KR970006645B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)

Abstract

내용 없음

Description

원칩 마이크로 콤퓨터
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본원 발명 원칩 마이크로 콤퓨터의 일실시예를 나타내는 구성도.

Claims (1)

  1. 중앙처리장치를 구성하는 내부기능 레지스터를 내부 데이터버스에 접속하고, 이 내부 데이터버스의 양끝을 각각 제1 및 제2의 트랜스 미션게이트를 통해서 주변기능 레지스터에 접속된 외부 데이터버스에 접속한 것을 특징으로 하는 원칩 마이크로 콤퓨터.
    ※ 참고사항：최초출원 내용에 의하여 공개하는 것임.
KR1019880004477A 1987-05-14 1988-04-20 원칩 마이크로 콤퓨터 KR970006645B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP87-117509 1987-05-14
JP62117509A JP2621176B2 (ja) 1987-05-14 1987-05-14 ワンチツプマイクロコンピユータ

Publications (2)

Publication Number Publication Date
KR880014472A true KR880014472A (ko) 1988-12-23
KR970006645B1 KR970006645B1 (ko) 1997-04-29

Family

ID=14713519

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880004477A KR970006645B1 (ko) 1987-05-14 1988-04-20 원칩 마이크로 콤퓨터

Country Status (7)

Country Link
US (1) US5157772A (ko)
EP (1) EP0291353B1 (ko)
JP (1) JP2621176B2 (ko)
KR (1) KR970006645B1 (ko)
CA (1) CA1308814C (ko)
DE (1) DE3851460T2 (ko)
HK (1) HK1006756A1 (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2561167B2 (ja) * 1989-04-18 1996-12-04 三菱電機株式会社 バス回路
DE59209600D1 (de) * 1992-03-27 1999-02-04 Siemens Ag Integrierter Mikroprozessor
US5838936A (en) * 1997-03-10 1998-11-17 Emulex Corporation Elastic bus interface data buffer
US7386639B2 (en) * 2003-01-15 2008-06-10 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Switch for coupling one bus to another bus

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3765002A (en) * 1971-04-20 1973-10-09 Siemens Ag Accelerated bit-line discharge of a mosfet memory
US3938094A (en) * 1971-08-31 1976-02-10 Texas Instruments Incorporated Computing system bus
US4314353A (en) * 1978-03-09 1982-02-02 Motorola Inc. On chip ram interconnect to MPU bus
US4222103A (en) * 1978-09-25 1980-09-09 Motorola, Inc. Real time capture registers for data processor
US4503494A (en) * 1980-06-26 1985-03-05 Texas Instruments Incorporated Non-volatile memory system
US4556961A (en) * 1981-05-26 1985-12-03 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor memory with delay means to reduce peak currents
US4545038A (en) * 1982-04-05 1985-10-01 Texas Instruments Incorporated Precharged discharge sensing for EPROM
FR2560410B1 (fr) * 1984-02-24 1986-06-06 Efcis Circuit de precharge de bus de transfert de donnees logiques
JPS61283092A (ja) * 1985-06-06 1986-12-13 Mitsubishi Electric Corp リセツトあるいはセツト付記憶回路を有した半導体集積回路
US4686396A (en) * 1985-08-26 1987-08-11 Xerox Corporation Minimum delay high speed bus driver
KR890003488B1 (ko) * 1986-06-30 1989-09-22 삼성전자 주식회사 데이터 전송회로
US4945267A (en) * 1989-01-10 1990-07-31 Actel Corporation Integrated circuit bus switching circuit

Also Published As

Publication number Publication date
JP2621176B2 (ja) 1997-06-18
DE3851460T2 (de) 1995-02-09
EP0291353A3 (en) 1990-08-01
JPS63282555A (ja) 1988-11-18
HK1006756A1 (en) 1999-03-12
EP0291353A2 (en) 1988-11-17
EP0291353B1 (en) 1994-09-14
KR970006645B1 (ko) 1997-04-29
US5157772A (en) 1992-10-20
DE3851460D1 (de) 1994-10-20
CA1308814C (en) 1992-10-13

Similar Documents

Publication Publication Date Title
KR880004380A (ko) 버스트 전송 모드를 갖는 버스 마스터
KR850008017A (ko) Cmos 입출력회로
KR880003245A (ko) 기능 메모리군을 갖는 정보처리시스템
KR850002906A (ko) 다중 데이타 통로 중앙 처리 유니트 구조
KR870011537A (ko) 어드레스 변환을 사용한 데이타 처리 시스템
KR860700300A (ko) 입력 기억 회로 수단 및 그 분배 사용방법
KR920010456A (ko) 전자 기기
KR880014472A (ko) 원칩 마이크로 콤퓨터
KR960024986A (ko) 정보 처리 장치
DE3481574D1 (de) Integrierte schaltungsvorrichtung, die eingangssignale annimmt und ausgangssignale erzeugt auf den hoehen verschiedener logischer scharen.
KR890010728A (ko) 데이터 전송회로
KR920003152A (ko) 다중 인터럽트 처리회로
KR880011656A (ko) 레지스터 회로
KR880004484A (ko) 메모리 셀회로
KR890008672A (ko) Ep rom 데이타의 에러검출 방지
KR890010690A (ko) 전 가산기를 이용한 승수회로
KR890015117A (ko) 32비트 데이타 연산 장치
KR940015857A (ko) 씨피유 (cpu) 와 메모리의 인터페이스방법
KR920018566A (ko) 정보처리장치
KR910005293A (ko) 양방향성 입출력구조를 가지는 집적소자
KR830008229A (ko) 어드레스 스톱 기능을 구비한 수치 제어장치
KR850005779A (ko) 전자식 바둑
KR880008156A (ko) 듀얼포트 메모리 제어회로
KR950030488A (ko) 버스정보처리기에서의 앤드-오아-낫트 조합트리거 회로
KR900005266A (ko) 16비트 롬 에뮬레이티

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110718

Year of fee payment: 15

EXPY Expiration of term