KR880010381A - 신호 처리회로 - Google Patents

신호 처리회로 Download PDF

Info

Publication number
KR880010381A
KR880010381A KR1019880001885A KR880001885A KR880010381A KR 880010381 A KR880010381 A KR 880010381A KR 1019880001885 A KR1019880001885 A KR 1019880001885A KR 880001885 A KR880001885 A KR 880001885A KR 880010381 A KR880010381 A KR 880010381A
Authority
KR
South Korea
Prior art keywords
constant current
processing circuit
signal processing
transistors
signal
Prior art date
Application number
KR1019880001885A
Other languages
English (en)
Other versions
KR910006569B1 (ko
Inventor
미츠오 츠즈키
도시오 시라마츠
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR880010381A publication Critical patent/KR880010381A/ko
Application granted granted Critical
Publication of KR910006569B1 publication Critical patent/KR910006569B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/09—Digital recording
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Digital Magnetic Recording (AREA)
  • Manipulation Of Pulses (AREA)
  • Pulse Circuits (AREA)

Abstract

내용 없음

Description

신호 처리회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 따른 신호 처리회로의 구성을 도시해 놓은 블록도,
제2도는 제1도에 도시된 신호 처리회로를 설명하기 위한 신호 파형도.

Claims (3)

  1. 아날로그 신호를 미분해 주는 미분수단(11)과, 상기 미분수단(11)의 출력을 디지털 신호로 변환시켜 주는 변화수단(12) 및 상기 변환수단(12)에서 변환된 디지털 신호를 소정의 기간으로 지연시켜 주는 디지털 지연수단(13)을 갖추어 구성된 것을 특징으로 하는 신호 처리회로.
  2. 제1항에 있어서, 상기 디지털 지연수단(13)은 에미터가 공통으로 접속되어 각 베이스로 지연해야 할 펼스신호가 상보적으로 입력되는 제1 및 제2트랜지스터(Q1)(Q2)와, 상기 제1및 제2 트랜지스터 (Q1)(Q2)의 공통 에미터로 접속되는 제1정전류원(Q3), 상기 제1 및 제2트랜지스터(Q1)(Q2)의 콜렉터 사이에 접속되는 콘덴서(CO), 상기 제1 및 제2트렌지스터(Q1)(Q2)의 각 콜렉터에 접속되어 각각 상기 제1정전류원(Q3)의 1/2값을 갖는 제2 및 제3정전류원(Q7)(Q8), 상기 콘덴서(CO)의 양단 사이의 전위차가 일정값 이하로 되도록 제한해 주는 클램프수단(40) 및 상기, 콘덴서 (CO)의 양단 사이의 전위차를 증폭해 주는 차동증폭수단(50)으로 구성되고 있는 것을 특징으로 하는 신호처리회로.
  3. 제 1항에 있어서, 상기 클램프수단(40)이 저항(R2)과 그 저항(R2)에 일정전류를 흘려주는 정전류원(I2)을 포함하고 있는 것을 특징으로 하는 신호 처리회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880001885A 1987-02-25 1988-02-24 신호처리회로 KR910006569B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP40025 1987-02-25
JP62040025A JPH0775047B2 (ja) 1987-02-25 1987-02-25 信号処理回路
JP62-40025 1987-02-25

Publications (2)

Publication Number Publication Date
KR880010381A true KR880010381A (ko) 1988-10-08
KR910006569B1 KR910006569B1 (ko) 1991-08-28

Family

ID=12569362

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880001885A KR910006569B1 (ko) 1987-02-25 1988-02-24 신호처리회로

Country Status (5)

Country Link
US (1) US5081369A (ko)
EP (1) EP0281009B1 (ko)
JP (1) JPH0775047B2 (ko)
KR (1) KR910006569B1 (ko)
DE (1) DE3880713T2 (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6208174B1 (en) * 1999-12-14 2001-03-27 Analog Devices, Inc. High-speed comparator systems and methods with enhanced noise rejection

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3810232A (en) * 1972-10-18 1974-05-07 Singer Co Magnetic memory read system for digital recordings
JPS558051B2 (ko) * 1974-11-06 1980-03-01
CA1086426A (en) * 1975-10-13 1980-09-23 Shunji Minami Analog voltage memory device
US4091379A (en) * 1976-05-03 1978-05-23 Litton Business Systems, Inc. Analog to digital wave shaping system
US4122490A (en) * 1976-11-09 1978-10-24 Lish Charles A Digital chroma-key circuitry
US4183051A (en) * 1977-07-01 1980-01-08 Quadricolor Technology L.P. Color television receiving system utilizing multimode inferred highs correction to reduce color infidelities
US4222008A (en) * 1977-09-14 1980-09-09 Rca Corporation Apparatus for dividing an arbitrary waveform into equal-amplitude steps
JPS58143412A (ja) * 1982-02-18 1983-08-26 Mitsubishi Electric Corp 磁気記録装置の読取方式
DE3322251C2 (de) * 1982-06-22 1994-01-13 Rca Corp Einrichtung zur Feststellung von aus einer Magnetbandaufzeichnung abgenommenen Digitaldaten
JPS61168106A (ja) * 1985-01-18 1986-07-29 Seiko Epson Corp 磁気記録再生装置
JP2641421B2 (ja) * 1985-03-22 1997-08-13 株式会社日立製作所 光学的検出方法、光学的情報再生装置、及び信号検出回路
US4613973A (en) * 1985-06-20 1986-09-23 Eaton-Kenway, Inc. Digital data decoder and method

Also Published As

Publication number Publication date
EP0281009B1 (en) 1993-05-05
US5081369A (en) 1992-01-14
EP0281009A3 (en) 1989-06-14
JPS63209006A (ja) 1988-08-30
DE3880713D1 (de) 1993-06-09
EP0281009A2 (en) 1988-09-07
DE3880713T2 (de) 1993-08-19
JPH0775047B2 (ja) 1995-08-09
KR910006569B1 (ko) 1991-08-28

Similar Documents

Publication Publication Date Title
KR910005571A (ko) 고속 cmos 차동인터페이스 회로
KR870009543A (ko) 차동 증폭 회로
KR850002710A (ko) 에미터플로위형 싱글 엔디드 푸쉬풀회로
KR930005365A (ko) 차동, 고속, 저전력의 에미터 정합논리 대상보형 금속산화막반도체(ecl-cmos)변환기
KR880013328A (ko) 디지탈·애널로그 변환장치
ES384413A1 (es) Un dispositivo amplificador.
KR850004674A (ko) 곱셈 회로
GB1413217A (en) Circuit for shifting the dc level of a signal
KR850006275A (ko) 이득 제어 증폭기
KR880010381A (ko) 신호 처리회로
KR920009083A (ko) 논리회로
KR880010578A (ko) 병렬형 d/a 콘버터의 직선성 보상회로
KR850008253A (ko) 차동 증폭기
KR880005741A (ko) 증폭기
KR950035121A (ko) 액티브 필터 회로
KR920005459A (ko) 증폭 회로
KR910021007A (ko) 증폭기
KR910003929A (ko) Fsk 데이타 파형 정형 회로
DE3883000D1 (de) Integrierbare schaltungsanordnung zur verzoegerung impulsfoermiger signale.
KR890009065A (ko) 스테레오 복조회로
KR910013188A (ko) 디지탈 신호 재생회로
KR910017731A (ko) 증폭기 회로
KR880010425A (ko) 셈플홀드회로
SU1138921A1 (ru) Усилитель тока
SU788342A1 (ru) Двухтактный усилитель мощности

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030801

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee