KR860003756A - 전자회로 장치와 그 제조방법 - Google Patents
전자회로 장치와 그 제조방법 Download PDFInfo
- Publication number
- KR860003756A KR860003756A KR1019850006974A KR850006974A KR860003756A KR 860003756 A KR860003756 A KR 860003756A KR 1019850006974 A KR1019850006974 A KR 1019850006974A KR 850006974 A KR850006974 A KR 850006974A KR 860003756 A KR860003756 A KR 860003756A
- Authority
- KR
- South Korea
- Prior art keywords
- melting point
- electronic circuit
- high melting
- soldering
- point solder
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13116—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01025—Manganese [Mn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10727—Leadless chip carrier [LCC], e.g. chip-modules for cards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
- H05K2203/0108—Male die used for patterning, punching or transferring
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/033—Punching metal foil, e.g. solder foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0405—Solder foil, tape or wire
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0415—Small preforms other than balls, e.g. discs, cylinders or pillars
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제7도는, 본 발명의 1실시예를 도시한 전자회로 장치의 사시도.
제8도는, 제7도의 A-A′ 단면도.
제10도는, 본 발명의 또 다른 1 실시예를 도시한 세라믹 팩케이지의 단면도.
Claims (12)
- 기판과, 상기 기판 위에 올려짐과 동시에, 납땜에 의해 상기 기판에 접속된 구성체로 되는 전자회로 장치에 있어서, 상기 납땜이, 낮은 융점 납땜부분과 가공 및 연처리된 높은 융점 납땜부분에 의해 구성됨과 동시에, 상기 높은 융점 납땜 부분이 상기 기판 및 구성체의 각각과, 상기 낮은 융점 납땜부분을 거쳐서 접속되도록 되어 있는 것을 특징으로 하는 전자회로 장치.
- 특허청구의 범위 제1항에 있어서, 상기 구성체를 전자회로 부품으로 하고, 상기 기판을 전자회로 기판으로 한 것을 특징으로 하는 전자회로 장치.
- 특허청구의 범위 제1항에 있어서, 상기 구성체를 반도체 칩으로 하고, 상기 기판을 상기 반도체 칩을 울런 놓을 전자회로 기판으로 한 것을 특징으로 하는 전자회로 장치.
- 특허청구의 범위 제1항에 있어서, 전자회로기판 위에 올려 놓여짐과 동시에, 상기 기판에, 제1의 납땜으로 접속된 전자회로 부품과, 상기 전자 회로 부품을 덮은 캡과, 상기 전자회로 기판이, 제2의 납땜으로 접속되도록 구성함과 동시에, 상기 제1 및 제2의 납땜의 적어도 한쪽이, 가공 및 열처리 한 높은 융점인 납땜 부분과, 낮은 융점인 납땜 부분에 의해 구성된 것을 특징으로 하는 전자회로 장치.
- 기판과, 상기 기판 위에 올려 놓여짐과 동시에, 상기 기판에 접속하여야할 구성체를 납땜에 의해 접속하는 방법에 있어서, 상기 납땜을, 낮은 융점 납땜 부분과, 가공 열처리한 높은 융점 납땜 부분에 의해 구성함과 동시에, 상기 높은 융점 납땜 부분과, 접속하여야 할 대상물과의 사이에 낮은 융점 납땜을 개재시키는 공정과, 상기 낮은 융점 납땜을 용융해서, 상기 높은 융점 납땜 부분과 접속하여야 할 대상물과를 접속하는 공정으로 되는 것은 특징으로 하는 전자회로 장치의 제조방법.
- 상기 높은 융점 납땜부분의 소정 위치와, 접속하여야 할 대상물과의 사이에, 낮은 융점 납땜을 개재시키는 공정과, 사전에 상기 높은 융점인 납땜의 소정위치에 낮은 융점인 납땜을 융착하여 둠으로서 실행시키도록한 것을 특징으로 하는 전자회로 장치의 제조방법.
- 특허청구의 범위 제5항에 있어서, 상기 높은 융점 납땜부분의 소정 위치와, 접속하여야 할 대상물의 소정 위치와의 사이에, 낮은 융점 납땜을 개재시키는 공정을, 사전에, 상기 접속하여야 할 대상물의 소정위치에 낮은 융점 납땜을 융착하여 두는 것에 의해, 신행시키도록 한 것을 특징으로 하는 전자 회로 장치의 제조방법.
- 특허청구의 범위 제5항에 있어서, 상기 구성체를 전자회로 부품으로 하고, 상기 기판을 전자회로 기판으로 함과 동시에, 상기 높은 융점 납땜과, 상기 전자회로부품 및 회로 기판과의 사이에, 낮은 융점 납땜을 끼우는 공정과, 상기 높은 융점 납땜의 융점보다 낮으며, 또한 상기 낮은 융점 납땜을 용융할 수 있는 온도를 가열해서, 상기 낮은 융점 납땜을 용융하여 상기 회로부품과 회로기판을 접속하는 공정으로 되는 것을 특징으로 하는 전자회로 장치의 제조방법.
- 특허청구의 범위 제5항에 있어서, 상기 기판을 전자회로 기판으로 하고, 상기 구성체를 상기 전자회로 기판과 접속되여 올려 놓여진 전자회로 부품을 덮는 캡으로 함과 동시에, 상기 높은 융점 납땜과 상기 캡 및 회로 기판과의 사이에 낮은 융점 납땜을 끼우는 공정과, 상기 높은 융점 납땜의 융점보다 낮으며, 또한 상기 낮은 융점 납땜을, 용융할 수 있는 온도로 가열해서, 상기 낮은 융점 납땜을 용융해서 상기 캡과 회로기판을 접속하는 공정을 가진 것을 특징으로 하는 전자회로 기판의 제조방법.
- 특허청구의 범위 제5항에 있어서, 상기 높은 융점 납땜을 사전에 시이트 상태로 가공하여, 그 한끝면을 해당 높은 융점 납땜보다 낮은 온도에서 용해가 가능한 받침판으로 보강하는 공정과, 상기 보강된 구성체의 상기 높은 융점 납땜 면의 쪽에서 홈을 잘러서, 그 홈의 깊이가 높은 융점 납땜 부분을 지나고, 그의 높은 융점 납땜에 인접하는 상기 받침판의 일부가 남을 정도가 되도록 하는 공정과, 상기 높은 융점 납땜 부분의 끝면에 부착시킨 낮은 융점 납땜을 거쳐서 접속하여야 할 대상물과 상기 높은 융점 납땜부분을 접속하는 공정을 가진 것을 특징으로 하는 전자회로 기판의 제조방법.
- 특허청구의 범위 제5항에 있어서, 상기 높은 융점 납땜을, 사전에 시이트 상태로 가공해서, 그 한끝면을 해당 높은 융점 납땜보다 낮은 온도에서 용융이 가능한 받침판으로 보강하는 공정과, 상기 보강된 구성체의 상기 높은 융점 납땜면의 쪽에서 홈을 잘르고, 그 홈의 깊이가 높은 융점 납땜 부분을 지나, 이 높은 융점 납땜에 인접하는 상기 받침판의 일부가 남을 정도가 되도록 하는 공정과, 상기 높은 융점 납땜부분의 한쪽의 끝면에 부착시킨 낮은 융점 납땜을 거쳐서 접속하여야 할 제1의 대상물과, 상기 높은 융점 납땜 부분과를 접속하는 공정과, 상기 받침판을 제거하는 공정과, 상기 제거에 의해 남겨진 높은 융점 납땜부분의 다른쪽의 끝면에 부착시킨 낮은 융점 납땜을 거쳐서, 접속하여야 할 제2의 대상물과, 상기 높은 융점 납땜부분과를 접속하는 공정을 가진 것을 특징으로 하는 전자회로 기판의 제조방법.
- 특허청구의 범위 제6항에 있어서, 상기 기판과 전자회로 구성체를 높은 융점 납땜으로 접속할 경우에, 높은 융점 납땜과 접속하여야 할, 상기 전자회로 구성체의 도체 패턴에 일치한 구멍의 열린 마스크를 사용해서, 상기 높은 융점의 납땜을, 상기 회로기판과 상기 전자회로 구성체와의 사이의 소정위치로 공급하도록 한 것을 특징으로 하는 전자회로 기판의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59-208072 | 1984-10-05 | ||
JP59208072A JPS6187396A (ja) | 1984-10-05 | 1984-10-05 | 電子回路装置とその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR860003756A true KR860003756A (ko) | 1986-05-28 |
KR900000183B1 KR900000183B1 (ko) | 1990-01-23 |
Family
ID=16550175
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019850006974A KR900000183B1 (ko) | 1984-10-05 | 1985-09-24 | 전자회로 장치와 그 제조방법 |
Country Status (6)
Country | Link |
---|---|
US (1) | US4673772A (ko) |
EP (1) | EP0177042B1 (ko) |
JP (1) | JPS6187396A (ko) |
KR (1) | KR900000183B1 (ko) |
CN (1) | CN85108637B (ko) |
DE (1) | DE3581251D1 (ko) |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4875617A (en) * | 1987-01-20 | 1989-10-24 | Citowsky Elya L | Gold-tin eutectic lead bonding method and structure |
DE8711105U1 (de) * | 1987-08-14 | 1987-11-26 | Siemens AG, 1000 Berlin und 8000 München | Leiterplatte für die Elektronik |
US4912545A (en) * | 1987-09-16 | 1990-03-27 | Irvine Sensors Corporation | Bonding of aligned conductive bumps on adjacent surfaces |
US5066614A (en) * | 1988-11-21 | 1991-11-19 | Honeywell Inc. | Method of manufacturing a leadframe having conductive elements preformed with solder bumps |
US5010387A (en) * | 1988-11-21 | 1991-04-23 | Honeywell Inc. | Solder bonding material |
US5161729A (en) * | 1988-11-21 | 1992-11-10 | Honeywell Inc. | Package to semiconductor chip active interconnect site method |
US5008736A (en) * | 1989-11-20 | 1991-04-16 | Motorola, Inc. | Thermal protection method for a power device |
US5056216A (en) * | 1990-01-26 | 1991-10-15 | Sri International | Method of forming a plurality of solder connections |
JP2821229B2 (ja) * | 1990-03-30 | 1998-11-05 | 株式会社日立製作所 | 電子回路装置 |
US5007163A (en) * | 1990-04-18 | 1991-04-16 | International Business Machines Corporation | Non-destructure method of performing electrical burn-in testing of semiconductor chips |
US5251806A (en) * | 1990-06-19 | 1993-10-12 | International Business Machines Corporation | Method of forming dual height solder interconnections |
US5130779A (en) * | 1990-06-19 | 1992-07-14 | International Business Machines Corporation | Solder mass having conductive encapsulating arrangement |
US5060844A (en) * | 1990-07-18 | 1991-10-29 | International Business Machines Corporation | Interconnection structure and test method |
US5075965A (en) * | 1990-11-05 | 1991-12-31 | International Business Machines | Low temperature controlled collapse chip attach process |
US5220200A (en) * | 1990-12-10 | 1993-06-15 | Delco Electronics Corporation | Provision of substrate pillars to maintain chip standoff |
US5056215A (en) * | 1990-12-10 | 1991-10-15 | Delco Electronics Corporation | Method of providing standoff pillars |
JPH04270092A (ja) * | 1991-01-21 | 1992-09-25 | Mitsubishi Electric Corp | 半田材料及び接合方法 |
DE69233684D1 (de) | 1991-02-22 | 2007-04-12 | Canon Kk | Elektrischer Verbindungskörper und Herstellungsverfahren dafür |
KR920022482A (ko) * | 1991-05-09 | 1992-12-19 | 가나이 쯔도무 | 전자부품 탑재모듈 |
US5186383A (en) * | 1991-10-02 | 1993-02-16 | Motorola, Inc. | Method for forming solder bump interconnections to a solder-plated circuit trace |
US5269453A (en) * | 1992-04-02 | 1993-12-14 | Motorola, Inc. | Low temperature method for forming solder bump interconnections to a plated circuit trace |
JP3141364B2 (ja) * | 1992-05-06 | 2001-03-05 | 住友電気工業株式会社 | 半導体チップ |
US5324892A (en) * | 1992-08-07 | 1994-06-28 | International Business Machines Corporation | Method of fabricating an electronic interconnection |
US5334804A (en) * | 1992-11-17 | 1994-08-02 | Fujitsu Limited | Wire interconnect structures for connecting an integrated circuit to a substrate |
US5540377A (en) * | 1994-07-15 | 1996-07-30 | Ito; Carl T. | Solder ball placement machine |
US5532612A (en) * | 1994-07-19 | 1996-07-02 | Liang; Louis H. | Methods and apparatus for test and burn-in of integrated circuit devices |
US5542174A (en) * | 1994-09-15 | 1996-08-06 | Intel Corporation | Method and apparatus for forming solder balls and solder columns |
DE19524739A1 (de) * | 1994-11-17 | 1996-05-23 | Fraunhofer Ges Forschung | Kernmetall-Lothöcker für die Flip-Chip-Technik |
US5601675A (en) * | 1994-12-06 | 1997-02-11 | International Business Machines Corporation | Reworkable electronic apparatus having a fusible layer for adhesively attached components, and method therefor |
JPH08250890A (ja) * | 1995-03-09 | 1996-09-27 | Nec Corp | 混成集積回路装置 |
JP2827965B2 (ja) * | 1995-05-19 | 1998-11-25 | 日本電気株式会社 | ボールグリッドアレイ実装方式 |
EP0747954A3 (en) * | 1995-06-07 | 1997-05-07 | Ibm | Solder ball comprising a metal cover with low melting point |
US6344234B1 (en) * | 1995-06-07 | 2002-02-05 | International Business Machines Corportion | Method for forming reflowed solder ball with low melting point metal cap |
US5675183A (en) * | 1995-07-12 | 1997-10-07 | Dell Usa Lp | Hybrid multichip module and methods of fabricating same |
US5777847A (en) * | 1995-09-27 | 1998-07-07 | Nec Corporation | Multichip module having a cover wtih support pillar |
US5812379A (en) * | 1996-08-13 | 1998-09-22 | Intel Corporation | Small diameter ball grid array pad size for improved motherboard routing |
US5957370A (en) * | 1997-01-10 | 1999-09-28 | Integrated Device Technology, Inc. | Plating process for fine pitch die in wafer form |
US5956573A (en) * | 1997-01-17 | 1999-09-21 | International Business Machines Corporation | Use of argon sputtering to modify surface properties by thin film deposition |
US5982038A (en) * | 1997-05-01 | 1999-11-09 | International Business Machines Corporation | Cast metal seal for semiconductor substrates |
US6299055B1 (en) * | 1997-05-09 | 2001-10-09 | Lear Automotive Dearborn, Inc. | Manufacturing processes of service boxes and their parts |
TW373197B (en) * | 1997-05-14 | 1999-11-01 | Murata Manufacturing Co | Electronic device having electric wires and the manufacturing method thereof |
US6025649A (en) | 1997-07-22 | 2000-02-15 | International Business Machines Corporation | Pb-In-Sn tall C-4 for fatigue enhancement |
US6023841A (en) * | 1998-05-06 | 2000-02-15 | Concorso; James A. | Printed circuit board fixing and mounting procedure for power devices |
US6119924A (en) * | 1998-05-12 | 2000-09-19 | Murata Manufacturing Co., Ltd. | Electronic device having electric wires and method of producing same |
US6137693A (en) * | 1998-07-31 | 2000-10-24 | Agilent Technologies Inc. | High-frequency electronic package with arbitrarily-shaped interconnects and integral shielding |
EP1039527A3 (en) * | 1999-03-24 | 2002-03-06 | Shinko Electric Industries Co. Ltd. | Semiconductor device mounting structure |
US6578754B1 (en) * | 2000-04-27 | 2003-06-17 | Advanpack Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
US6492197B1 (en) | 2000-05-23 | 2002-12-10 | Unitive Electronics Inc. | Trilayer/bilayer solder bumps and fabrication methods therefor |
DE60108413T2 (de) * | 2000-11-10 | 2005-06-02 | Unitive Electronics, Inc. | Verfahren zum positionieren von komponenten mit hilfe flüssiger antriebsmittel und strukturen hierfür |
US6863209B2 (en) | 2000-12-15 | 2005-03-08 | Unitivie International Limited | Low temperature methods of bonding components |
US6960828B2 (en) * | 2002-06-25 | 2005-11-01 | Unitive International Limited | Electronic structures including conductive shunt layers |
US7547623B2 (en) | 2002-06-25 | 2009-06-16 | Unitive International Limited | Methods of forming lead free solder bumps |
US7531898B2 (en) * | 2002-06-25 | 2009-05-12 | Unitive International Limited | Non-Circular via holes for bumping pads and related structures |
TWI225899B (en) * | 2003-02-18 | 2005-01-01 | Unitive Semiconductor Taiwan C | Etching solution and method for manufacturing conductive bump using the etching solution to selectively remove barrier layer |
US7287685B2 (en) | 2004-09-20 | 2007-10-30 | International Business Machines Corporation | Structure and method to gain substantial reliability improvements in lead-free BGAs assembled with lead-bearing solders |
JP4492330B2 (ja) * | 2004-12-07 | 2010-06-30 | パナソニック株式会社 | 電子部品実装構造体およびその製造方法 |
JP4555369B2 (ja) * | 2008-08-13 | 2010-09-29 | 富士通メディアデバイス株式会社 | 電子部品モジュール及びその製造方法 |
FR2953679B1 (fr) * | 2009-12-04 | 2012-06-01 | Thales Sa | Boitier electronique hermetique et procede d'assemblage hermetique d'un boitier |
CN107486651B (zh) * | 2017-08-02 | 2020-10-23 | 中国电器科学研究院股份有限公司 | 一种低温焊料片的制备方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3512051A (en) * | 1965-12-29 | 1970-05-12 | Burroughs Corp | Contacts for a semiconductor device |
US3871015A (en) * | 1969-08-14 | 1975-03-11 | Ibm | Flip chip module with non-uniform connector joints |
US3871014A (en) * | 1969-08-14 | 1975-03-11 | Ibm | Flip chip module with non-uniform solder wettable areas on the substrate |
JPS5116260A (ja) * | 1974-07-31 | 1976-02-09 | Hitachi Ltd | Rosetsuho |
JPS5446365A (en) * | 1977-09-20 | 1979-04-12 | Nippon Electric Co | Hybrid integrated circuit device |
JPS58128749A (ja) * | 1982-01-20 | 1983-08-01 | ノ−ス・アメリカン・スペシヤリテイズ・コ−ポレイシヨン | 電子的半組立部品用接続子 |
JPS59169694A (ja) * | 1983-03-16 | 1984-09-25 | Hitachi Ltd | 半田接着方法 |
US4604644A (en) * | 1985-01-28 | 1986-08-05 | International Business Machines Corporation | Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making |
-
1984
- 1984-10-05 JP JP59208072A patent/JPS6187396A/ja active Granted
-
1985
- 1985-09-24 KR KR1019850006974A patent/KR900000183B1/ko not_active IP Right Cessation
- 1985-10-03 DE DE8585112539T patent/DE3581251D1/de not_active Expired - Lifetime
- 1985-10-03 EP EP85112539A patent/EP0177042B1/en not_active Expired - Lifetime
- 1985-10-04 US US06/784,035 patent/US4673772A/en not_active Expired - Lifetime
- 1985-10-05 CN CN85108637A patent/CN85108637B/zh not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE3581251D1 (de) | 1991-02-14 |
CN85108637A (zh) | 1986-07-09 |
EP0177042A3 (en) | 1988-08-17 |
CN85108637B (zh) | 1988-03-09 |
US4673772A (en) | 1987-06-16 |
JPH0528000B2 (ko) | 1993-04-22 |
EP0177042B1 (en) | 1991-01-09 |
EP0177042A2 (en) | 1986-04-09 |
KR900000183B1 (ko) | 1990-01-23 |
JPS6187396A (ja) | 1986-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860003756A (ko) | 전자회로 장치와 그 제조방법 | |
KR19980018738A (ko) | 리드부품 및 쉴드케이스의 프린트기판에의 부착방법 및 칩부품, 리드부품 및 쉴드케이스의 프린트기판에의 부착방법 (Method for Attaching the lead Parts and the Shield case on the Printed Plate Board and Method for Attaching the Chip Parts, the Lead Parts and the Shield Case on the Printed Plate Board) | |
JPH01319993A (ja) | プリント回路基板の接続方法 | |
US5029747A (en) | Apparatus for replacing defective electronic components | |
JPH0955565A (ja) | プリント配線基板 | |
JP3012356U (ja) | シールドケースの構造 | |
JPH0738246A (ja) | はんだ付け方法及び該方法に用いる成形はんだ | |
JPH03283484A (ja) | 大電流回路基板 | |
JPS62104194A (ja) | レ−ザ半田付け用両面プリント配線板 | |
KR19990026398A (ko) | 인쇄회로기판의 부품 실장방법 | |
KR200176573Y1 (ko) | 양면 실장형 인쇄회로기판 | |
KR820000263Y1 (ko) | Ic 교체용 전기인두팁 | |
JPS61115343A (ja) | 半導体集積回路 | |
KR100330581B1 (ko) | 패키지용 인쇄회로기판 | |
JPH0945808A (ja) | 電子部品 | |
JPH04368196A (ja) | プリント基板 | |
JPS63133695A (ja) | プリント配線板 | |
KR890015502A (ko) | 튜너의 제조방법 | |
KR960010114Y1 (ko) | 리드 프레임의 솔더링 지그 | |
JPH0669625A (ja) | コンデンサの実装方法 | |
JPH06104367A (ja) | 半導体集積回路装置 | |
JP2000031215A (ja) | Tab半田接合方法とtabの構造およびそれを具備する電子機器 | |
JPH0730238A (ja) | チップ部品の半田付け方法およびチップ部品の搭載構造 | |
JPH0575196B2 (ko) | ||
JPH01256190A (ja) | 導電性リード |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20040112 Year of fee payment: 15 |
|
LAPS | Lapse due to unpaid annual fee |