KR20110104860A - 용량성 백플레인을 구동하기 위한 자동적인 디―엠퍼시스 세팅 - Google Patents

용량성 백플레인을 구동하기 위한 자동적인 디―엠퍼시스 세팅 Download PDF

Info

Publication number
KR20110104860A
KR20110104860A KR1020100040655A KR20100040655A KR20110104860A KR 20110104860 A KR20110104860 A KR 20110104860A KR 1020100040655 A KR1020100040655 A KR 1020100040655A KR 20100040655 A KR20100040655 A KR 20100040655A KR 20110104860 A KR20110104860 A KR 20110104860A
Authority
KR
South Korea
Prior art keywords
impedance
emphasis
transmission medium
driver
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020100040655A
Other languages
English (en)
Korean (ko)
Inventor
로저 프라티
드와이트 도허티
Original Assignee
엘에스아이 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/725,534 external-priority patent/US8125241B2/en
Application filed by 엘에스아이 코포레이션 filed Critical 엘에스아이 코포레이션
Publication of KR20110104860A publication Critical patent/KR20110104860A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
KR1020100040655A 2010-03-17 2010-04-30 용량성 백플레인을 구동하기 위한 자동적인 디―엠퍼시스 세팅 Withdrawn KR20110104860A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/725,534 2010-03-17
US12/725,534 US8125241B2 (en) 2009-10-07 2010-03-17 Automatic de-emphasis setting for driving capacitive backplane

Publications (1)

Publication Number Publication Date
KR20110104860A true KR20110104860A (ko) 2011-09-23

Family

ID=44603116

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020100040655A Withdrawn KR20110104860A (ko) 2010-03-17 2010-04-30 용량성 백플레인을 구동하기 위한 자동적인 디―엠퍼시스 세팅

Country Status (3)

Country Link
JP (1) JP5425705B2 (https=)
KR (1) KR20110104860A (https=)
CN (1) CN102195658A (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8542039B2 (en) * 2011-11-11 2013-09-24 Qualcomm Incorporated High-speed pre-driver and voltage level converter with built-in de-emphasis for HDMI transmit applications
US11956316B2 (en) 2019-10-03 2024-04-09 Sumitomo Electric Industries, Ltd. Vehicle-mounted apparatus, vehicle-mounted communication system, and communication management method
JP2022051373A (ja) 2020-09-18 2022-03-31 キオクシア株式会社 メモリシステム及び送信信号調整方法
CN112399098B (zh) * 2020-12-02 2024-01-19 龙迅半导体(合肥)股份有限公司 Hdmi发送器输出信号强度自动配置方法及系统

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5063353A (en) * 1990-02-16 1991-11-05 Beckman Industrial Corporation Method for accurate measurement of transmission line impedance by correcting gross impedance for the "dribble-up" effect
JPH05291985A (ja) * 1992-04-08 1993-11-05 Nec Corp 振幅等化器
JPH077375A (ja) * 1993-06-18 1995-01-10 Advantest Corp 伝送線路の減衰補償方式
US6801043B2 (en) * 2002-12-20 2004-10-05 Intel Corporation Time domain reflectometry based transmitter equalization
DE602004011333T2 (de) * 2003-05-12 2009-01-08 Telefonaktiebolaget Lm Ericsson (Publ) Verfahren und anordnung für signalschleifentests
JP2005217999A (ja) * 2004-02-02 2005-08-11 Hitachi Ltd デジタルデータ伝送回路
US7215144B2 (en) * 2004-05-20 2007-05-08 International Business Machines Corporation Pre-emphasis driver with constant impedance
KR100771868B1 (ko) * 2006-02-28 2007-11-01 삼성전자주식회사 다이내믹 출력버퍼회로
JP4784542B2 (ja) * 2007-03-30 2011-10-05 日本電気株式会社 プリエンファシス自動調整システム及びその調整方法並びにエンファシス設定信号発生回路

Also Published As

Publication number Publication date
JP2011199822A (ja) 2011-10-06
JP5425705B2 (ja) 2014-02-26
CN102195658A (zh) 2011-09-21

Similar Documents

Publication Publication Date Title
US8125241B2 (en) Automatic de-emphasis setting for driving capacitive backplane
US7636556B2 (en) Digital transmission circuit and method providing selectable power consumption via multiple weighted driver slices
US20050201454A1 (en) System and method for automatically calibrating two-tap and multi-tap equalization for a communications link
CN104471859B (zh) 用于对总线进行偏置的系统和方法
US10594367B1 (en) Power over data lines system with accurate and simplified cable resistance sensing
US8228095B2 (en) Communication device
US9513655B1 (en) Interface circuit with variable output swing and open termination mode for transmitting signals
CN103190114A (zh) 确定设备的逻辑状态
EP3221998A1 (en) DETECTING GROUND ISOLATION FAULT IN ETHERNET PoDL SYSTEM
JPH07226666A (ja) 伝送線上の電圧反射の制御方法及び回路
KR20110104860A (ko) 용량성 백플레인을 구동하기 위한 자동적인 디―엠퍼시스 세팅
Choi et al. An FFE transmitter which automatically and adaptively relaxes impedance matching
US11563462B1 (en) Rejection of end-of-packet dribble in high speed universal serial bus repeaters
US7834638B2 (en) Differential transmission circuit, disk array apparatus, and output signal setting method
Bae et al. A power‐efficient 600‐mVpp voltage‐mode driver with independently matched pull‐up and pull‐down impedances
WO2014049752A1 (ja) データ伝送装置及びデータ伝送方法
US8797067B1 (en) Detection of signals for transmission
US10536129B2 (en) Impedance matching circuit and integrated circuit applying the impedance matching circuit
JP7059860B2 (ja) パラメータ設定送受信システムおよびパラメータ設定方法
CN119696618A (zh) 收发器物理层接口
US9203352B1 (en) Techniques for noise reduction during calibration
US9484916B1 (en) Adaptive on-chip termination circuitry
US11150295B1 (en) Relay circuit for reducing a voltage glitch during device testing
KR102902416B1 (ko) 직렬 인터페이스에서의 신호 부스팅
Lee et al. A crosstalk reduction technique for microstrip MTL using mode velocity equalization

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20100430

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid