KR20070101585A - 전압제어발진기 - Google Patents
전압제어발진기 Download PDFInfo
- Publication number
- KR20070101585A KR20070101585A KR1020060032765A KR20060032765A KR20070101585A KR 20070101585 A KR20070101585 A KR 20070101585A KR 1020060032765 A KR1020060032765 A KR 1020060032765A KR 20060032765 A KR20060032765 A KR 20060032765A KR 20070101585 A KR20070101585 A KR 20070101585A
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- controlled oscillator
- output
- vco
- generator
- Prior art date
Links
- 230000010355 oscillation Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/185—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (2)
- 입력되는 제어 전압에 따라 소정의 출력주파수를 발생하는 전압제어발진기와; 상기 전압제어발진기에 소정의 제어 전압을 만들어 출력하는 전압발생기와; 상기 전압발생기에서 출력된 전압에 대하여 기설정된 목적값에 해당하는 값을 출력하는 룩업 테이블과; 상기 룩업 테이블에서 출력되는 값에 대하여 전압으로 변환하는 전압변환기와; 상기 전압발생기에서 출력되는 전압에서 불필요한 전압을 제거하는 로우패스 루프필터와; 상기 로우패스 루프필터에서 출력되는 전압과 상기 전압변환기에서 출력되는 전압을 합하여 상기 전압제어발진기에 입력하는 전압합산기를 포함하는 전압제어발진기.
- 제 1 항에 있어서 상기 전압발생기는 소정의 제어 전압에 대하여 상기 전압제어발생기의 출력주파수의 비선형 발생지점에 가장 작은 기울기가 발생되는 지점보다 낮은값을 기준하여 1차 직선으로 설정한 것을 특징으로 하는 전압제어발진기.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060032765A KR100795478B1 (ko) | 2006-04-11 | 2006-04-11 | 전압제어발진기 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060032765A KR100795478B1 (ko) | 2006-04-11 | 2006-04-11 | 전압제어발진기 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20070101585A true KR20070101585A (ko) | 2007-10-17 |
KR100795478B1 KR100795478B1 (ko) | 2008-01-16 |
Family
ID=38816804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020060032765A KR100795478B1 (ko) | 2006-04-11 | 2006-04-11 | 전압제어발진기 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100795478B1 (ko) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160112250A (ko) * | 2015-03-18 | 2016-09-28 | 주식회사 라온텍 | 전압 제어 발진기 |
KR101661187B1 (ko) | 2015-07-15 | 2016-10-10 | 부경대학교 산학협력단 | 위상고정루프 장치 |
KR20220072978A (ko) * | 2020-11-26 | 2022-06-03 | 한국전자기술연구원 | 고속 광대역 fmcw 주파수 변조기 및 그 비선형성 보상 방법 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06252642A (ja) * | 1993-02-25 | 1994-09-09 | Tdk Corp | デジタル制御温度補償型水晶発振器の周波数特性の制御回路 |
JP3322331B2 (ja) * | 1995-10-06 | 2002-09-09 | 株式会社富士通ゼネラル | Pll回路 |
JP2000209087A (ja) | 1999-01-18 | 2000-07-28 | Fujitsu Ltd | 発振器 |
US6542044B1 (en) | 2000-09-11 | 2003-04-01 | Rockwell Collins, Inc. | Integrated frequency source |
KR100423150B1 (ko) * | 2001-12-28 | 2004-03-16 | 한국전자통신연구원 | 이동 통신 시스템의 위상동기루프 장치 |
-
2006
- 2006-04-11 KR KR1020060032765A patent/KR100795478B1/ko active IP Right Grant
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160112250A (ko) * | 2015-03-18 | 2016-09-28 | 주식회사 라온텍 | 전압 제어 발진기 |
KR101661187B1 (ko) | 2015-07-15 | 2016-10-10 | 부경대학교 산학협력단 | 위상고정루프 장치 |
KR20220072978A (ko) * | 2020-11-26 | 2022-06-03 | 한국전자기술연구원 | 고속 광대역 fmcw 주파수 변조기 및 그 비선형성 보상 방법 |
Also Published As
Publication number | Publication date |
---|---|
KR100795478B1 (ko) | 2008-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5694696B2 (ja) | 周波数シンセサイザ装置及び変調周波数変位調整方法 | |
KR102418966B1 (ko) | 디지털 위상 고정 루프 및 그의 구동방법 | |
US11070168B2 (en) | Oscillator circuit | |
WO1997040580A1 (en) | Frequency synthesizer with temperature compensation and frequency multiplication and method of providing the same | |
US6914489B2 (en) | Voltage-controlled oscillator presetting circuit | |
US8638172B2 (en) | Local oscillator | |
TWI387205B (zh) | 基於西格碼戴爾他之鎖相迴路 | |
TWI419474B (zh) | 鎖相迴路與其相關方法 | |
JPWO2012127770A1 (ja) | 発振周波数調整装置、発振周波数調整方法及び無線通信装置 | |
CN116671015A (zh) | 数字到时间转换器的参数误差校准 | |
US10862487B2 (en) | Locked loop circuit with reference signal provided by un-trimmed oscillator | |
KR100795478B1 (ko) | 전압제어발진기 | |
CN111865340B (zh) | 信号发射方法、装置、电子设备及可读存储介质 | |
JP4033154B2 (ja) | フラクショナルn周波数シンセサイザ装置 | |
JP2009004868A (ja) | 拡散スペクトラムクロック生成装置 | |
JP4036636B2 (ja) | 一巡利得を補償する機能を備えたフェーズ・ロックド・ループ発振装置 | |
JP2016161499A (ja) | 周波数変調回路 | |
JP2007295027A (ja) | スペクトラム拡散クロックジェネレータ | |
KR100830899B1 (ko) | 전압 제어 발진기의 이득 측정 방법 및 이를 이용하는주파수 합성기 | |
KR100664867B1 (ko) | 전압제어 발진기 | |
JP4815572B2 (ja) | 補償された高速pll回路 | |
JP6556383B2 (ja) | Pll回路 | |
KR101225990B1 (ko) | 루프필터 및 이를 이용한 주파수 합성기 | |
JP2003124804A (ja) | 発振回路 | |
JP2005198120A (ja) | ジッタ発生装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
G170 | Publication of correction | ||
FPAY | Annual fee payment |
Payment date: 20130104 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20140219 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20150109 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20160420 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20170105 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20180110 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20190104 Year of fee payment: 12 |