KR20010053365A - 디바이스간 직렬 버스 프로토콜 - Google Patents

디바이스간 직렬 버스 프로토콜 Download PDF

Info

Publication number
KR20010053365A
KR20010053365A KR1020017000012A KR20017000012A KR20010053365A KR 20010053365 A KR20010053365 A KR 20010053365A KR 1020017000012 A KR1020017000012 A KR 1020017000012A KR 20017000012 A KR20017000012 A KR 20017000012A KR 20010053365 A KR20010053365 A KR 20010053365A
Authority
KR
South Korea
Prior art keywords
data
wire
master
clock
slave
Prior art date
Application number
KR1020017000012A
Other languages
English (en)
Korean (ko)
Inventor
샌제이 케이. 제이에이치에이
Original Assignee
러셀 비. 밀러
콸콤 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 러셀 비. 밀러, 콸콤 인코포레이티드 filed Critical 러셀 비. 밀러
Publication of KR20010053365A publication Critical patent/KR20010053365A/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
KR1020017000012A 1998-07-01 1999-06-30 디바이스간 직렬 버스 프로토콜 KR20010053365A (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US9138398P 1998-07-01 1998-07-01
US60/091,383 1998-07-01
US24893999A 1999-02-11 1999-02-11
US09/248,939 1999-02-11
PCT/US1999/014696 WO2000002134A2 (en) 1998-07-01 1999-06-30 Improved inter-device serial bus protocol

Publications (1)

Publication Number Publication Date
KR20010053365A true KR20010053365A (ko) 2001-06-25

Family

ID=26783906

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020017000012A KR20010053365A (ko) 1998-07-01 1999-06-30 디바이스간 직렬 버스 프로토콜

Country Status (9)

Country Link
EP (1) EP1145132A3 (no)
JP (1) JP2003534580A (no)
KR (1) KR20010053365A (no)
AU (1) AU4843299A (no)
BR (1) BR9911732A (no)
CA (1) CA2336385A1 (no)
IL (1) IL140568A0 (no)
NO (1) NO20006698L (no)
WO (1) WO2000002134A2 (no)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100698303B1 (ko) * 2005-03-21 2007-03-22 엘지전자 주식회사 직렬 버스 디렉션 컨트롤러
KR100846398B1 (ko) * 2001-08-28 2008-07-16 후지쯔 가부시끼가이샤 반도체 집적 회로 및 클록 제어 방법

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7076225B2 (en) * 2001-02-16 2006-07-11 Qualcomm Incorporated Variable gain selection in direct conversion receiver
FR2828947B1 (fr) * 2001-08-27 2003-12-19 Pierre Trazic Fonctions out et in de connection sur un bus uce
AU2002356371A1 (en) * 2001-12-28 2003-07-30 Koninklijke Philips Electronics N.V. Communication system
DE102005007333B4 (de) * 2004-05-07 2008-07-03 Avago Technologies General Ip (Singapore) Pte. Ltd. Mehrchip-Gehäuse mit seriellen Hochgeschwindigkeitskommunikationen zwischen Halbleiterformen
US7342310B2 (en) 2004-05-07 2008-03-11 Avago Technologies General Ip Pte Ltd Multi-chip package with high-speed serial communications between semiconductor die
US20060031618A1 (en) * 2004-05-20 2006-02-09 Hansquine David W Single wire and three wire bus interoperability
US20050259609A1 (en) 2004-05-20 2005-11-24 Hansquine David W Single wire bus interface
KR100910446B1 (ko) 2007-12-03 2009-08-04 주식회사 동부하이텍 디스플레이 장치용 i2c 타임 콘트롤러의 데이터 동기화구현 회로 및 방법
JP5746201B2 (ja) 2009-11-05 2015-07-08 ラムバス・インコーポレーテッド インターフェースクロックマネージメント
US9300129B2 (en) 2013-03-12 2016-03-29 Ascensia Diabetes Care Holding Ag Reverse battery protection for battery-powered devices
US10204065B2 (en) 2014-02-07 2019-02-12 Ascensia Diabetes Care Holdings Ag Methods and apparatus for a multiple master bus protocol
US10417172B2 (en) 2014-04-28 2019-09-17 Qualcomm Incorporated Sensors global bus
US9734121B2 (en) 2014-04-28 2017-08-15 Qualcomm Incorporated Sensors global bus
IT201800002767A1 (it) * 2018-02-16 2019-08-16 St Microelectronics Srl Circuito per il pilotaggio di led, dispositivo e procedimento corrispondenti

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4910509A (en) * 1988-03-17 1990-03-20 Zenith Electronics Corporation Bus expander for digital TV receiver
EP0589499B1 (en) * 1992-08-12 1999-04-07 Koninklijke Philips Electronics N.V. A multistation communication bus system, and a master station and a slave station for use in such system
GB2278259B (en) * 1993-05-21 1997-01-15 Northern Telecom Ltd Serial bus system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100846398B1 (ko) * 2001-08-28 2008-07-16 후지쯔 가부시끼가이샤 반도체 집적 회로 및 클록 제어 방법
KR100698303B1 (ko) * 2005-03-21 2007-03-22 엘지전자 주식회사 직렬 버스 디렉션 컨트롤러

Also Published As

Publication number Publication date
JP2003534580A (ja) 2003-11-18
WO2000002134A3 (en) 2001-09-27
AU4843299A (en) 2000-01-24
EP1145132A2 (en) 2001-10-17
NO20006698L (no) 2001-02-20
CA2336385A1 (en) 2000-01-13
IL140568A0 (en) 2002-02-10
BR9911732A (pt) 2002-01-29
EP1145132A3 (en) 2002-08-21
WO2000002134A2 (en) 2000-01-13
NO20006698D0 (no) 2000-12-29

Similar Documents

Publication Publication Date Title
KR20010053365A (ko) 디바이스간 직렬 버스 프로토콜
CN101911000B (zh) 用于连接电子装置的控制总线
JP2002232508A (ja) 電子装置及び電子装置で使用されるインタフェース・プロトコールを自動的に切り換える方法
JPH0319740B2 (no)
KR860009351A (ko) 입출력 제어 시스템
JPS6055858B2 (ja) インタ−フエ−ス回路
JP3256107B2 (ja) マルチプロトコルデータバスシステム
US6205504B1 (en) Externally provided control of an I2C bus
JP2009535677A (ja) I2cクロックの生成方法及びシステム
US7430259B2 (en) Two-wire chip-to-chip interface
JPS62186629A (ja) 情報授受システム
US20050108454A1 (en) Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughput
US20070247184A1 (en) Serial communications bus with active pullup
JP3949429B2 (ja) Iicバス制御システム
US6851001B1 (en) Address remapping for a bus
US5938746A (en) System for prioritizing slave input register to receive data transmission via bi-directional data line from master
JP3900327B2 (ja) シリアルデータ転送装置
CN111522387B (zh) 电压同步控制电路及包含其的电压读取控制系统
JP2004334551A (ja) シリアル通信システム及びシリアル通信用ローカル端末
JPS648384B2 (no)
JP2786732B2 (ja) シリアル・パラレル変換回路
US5539887A (en) Input buffer circuit for a microprocessor which prevents improper data input
JP3217042B2 (ja) 疑似パリティエラー信号発生機能を備えた半導体装置
JPH0554316B2 (no)
KR100207482B1 (ko) 스마트카드의 패리티검출장치

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid