AU4843299A - Improved inter-device serial bus protocol - Google Patents
Improved inter-device serial bus protocol Download PDFInfo
- Publication number
- AU4843299A AU4843299A AU48432/99A AU4843299A AU4843299A AU 4843299 A AU4843299 A AU 4843299A AU 48432/99 A AU48432/99 A AU 48432/99A AU 4843299 A AU4843299 A AU 4843299A AU 4843299 A AU4843299 A AU 4843299A
- Authority
- AU
- Australia
- Prior art keywords
- data
- wire
- master
- slave
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US9138398P | 1998-07-01 | 1998-07-01 | |
US60091383 | 1998-07-01 | ||
US24893999A | 1999-02-11 | 1999-02-11 | |
US09248939 | 1999-02-11 | ||
PCT/US1999/014696 WO2000002134A2 (en) | 1998-07-01 | 1999-06-30 | Improved inter-device serial bus protocol |
Publications (1)
Publication Number | Publication Date |
---|---|
AU4843299A true AU4843299A (en) | 2000-01-24 |
Family
ID=26783906
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU48432/99A Abandoned AU4843299A (en) | 1998-07-01 | 1999-06-30 | Improved inter-device serial bus protocol |
Country Status (9)
Country | Link |
---|---|
EP (1) | EP1145132A3 (no) |
JP (1) | JP2003534580A (no) |
KR (1) | KR20010053365A (no) |
AU (1) | AU4843299A (no) |
BR (1) | BR9911732A (no) |
CA (1) | CA2336385A1 (no) |
IL (1) | IL140568A0 (no) |
NO (1) | NO20006698L (no) |
WO (1) | WO2000002134A2 (no) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7076225B2 (en) * | 2001-02-16 | 2006-07-11 | Qualcomm Incorporated | Variable gain selection in direct conversion receiver |
FR2828947B1 (fr) * | 2001-08-27 | 2003-12-19 | Pierre Trazic | Fonctions out et in de connection sur un bus uce |
JP4831899B2 (ja) * | 2001-08-28 | 2011-12-07 | 富士通セミコンダクター株式会社 | 半導体集積回路及びクロック制御方法 |
AU2002356371A1 (en) * | 2001-12-28 | 2003-07-30 | Koninklijke Philips Electronics N.V. | Communication system |
DE102005007333B4 (de) * | 2004-05-07 | 2008-07-03 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Mehrchip-Gehäuse mit seriellen Hochgeschwindigkeitskommunikationen zwischen Halbleiterformen |
US7342310B2 (en) | 2004-05-07 | 2008-03-11 | Avago Technologies General Ip Pte Ltd | Multi-chip package with high-speed serial communications between semiconductor die |
US20060031618A1 (en) * | 2004-05-20 | 2006-02-09 | Hansquine David W | Single wire and three wire bus interoperability |
US20050259609A1 (en) | 2004-05-20 | 2005-11-24 | Hansquine David W | Single wire bus interface |
KR100698303B1 (ko) * | 2005-03-21 | 2007-03-22 | 엘지전자 주식회사 | 직렬 버스 디렉션 컨트롤러 |
KR100910446B1 (ko) | 2007-12-03 | 2009-08-04 | 주식회사 동부하이텍 | 디스플레이 장치용 i2c 타임 콘트롤러의 데이터 동기화구현 회로 및 방법 |
JP5746201B2 (ja) | 2009-11-05 | 2015-07-08 | ラムバス・インコーポレーテッド | インターフェースクロックマネージメント |
US9300129B2 (en) | 2013-03-12 | 2016-03-29 | Ascensia Diabetes Care Holding Ag | Reverse battery protection for battery-powered devices |
US10204065B2 (en) | 2014-02-07 | 2019-02-12 | Ascensia Diabetes Care Holdings Ag | Methods and apparatus for a multiple master bus protocol |
US10417172B2 (en) | 2014-04-28 | 2019-09-17 | Qualcomm Incorporated | Sensors global bus |
US9734121B2 (en) | 2014-04-28 | 2017-08-15 | Qualcomm Incorporated | Sensors global bus |
IT201800002767A1 (it) * | 2018-02-16 | 2019-08-16 | St Microelectronics Srl | Circuito per il pilotaggio di led, dispositivo e procedimento corrispondenti |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4910509A (en) * | 1988-03-17 | 1990-03-20 | Zenith Electronics Corporation | Bus expander for digital TV receiver |
EP0589499B1 (en) * | 1992-08-12 | 1999-04-07 | Koninklijke Philips Electronics N.V. | A multistation communication bus system, and a master station and a slave station for use in such system |
GB2278259B (en) * | 1993-05-21 | 1997-01-15 | Northern Telecom Ltd | Serial bus system |
-
1999
- 1999-06-30 JP JP2000558463A patent/JP2003534580A/ja active Pending
- 1999-06-30 IL IL14056899A patent/IL140568A0/xx unknown
- 1999-06-30 CA CA002336385A patent/CA2336385A1/en not_active Abandoned
- 1999-06-30 AU AU48432/99A patent/AU4843299A/en not_active Abandoned
- 1999-06-30 EP EP99932038A patent/EP1145132A3/en not_active Withdrawn
- 1999-06-30 WO PCT/US1999/014696 patent/WO2000002134A2/en not_active Application Discontinuation
- 1999-06-30 BR BR9911732-0A patent/BR9911732A/pt not_active Application Discontinuation
- 1999-06-30 KR KR1020017000012A patent/KR20010053365A/ko not_active Application Discontinuation
-
2000
- 2000-12-29 NO NO20006698A patent/NO20006698L/no not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JP2003534580A (ja) | 2003-11-18 |
WO2000002134A3 (en) | 2001-09-27 |
EP1145132A2 (en) | 2001-10-17 |
NO20006698L (no) | 2001-02-20 |
CA2336385A1 (en) | 2000-01-13 |
IL140568A0 (en) | 2002-02-10 |
BR9911732A (pt) | 2002-01-29 |
EP1145132A3 (en) | 2002-08-21 |
KR20010053365A (ko) | 2001-06-25 |
WO2000002134A2 (en) | 2000-01-13 |
NO20006698D0 (no) | 2000-12-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7028209B2 (en) | I2C repeater with voltage translation | |
CN101911000B (zh) | 用于连接电子装置的控制总线 | |
US10169282B2 (en) | Bus serialization for devices without multi-device support | |
US6799233B1 (en) | Generalized I2C slave transmitter/receiver state machine | |
AU4843299A (en) | Improved inter-device serial bus protocol | |
US4984190A (en) | Serial data transfer system | |
JP2002232508A (ja) | 電子装置及び電子装置で使用されるインタフェース・プロトコールを自動的に切り換える方法 | |
US6092138A (en) | Electronic apparatus having a high-speed communication bus system such as an I2 C bus system | |
JP2004516576A (ja) | 高速i2cバス通信のために選択icを切り離すi2cバス制御 | |
JPH0319740B2 (no) | ||
US20100064083A1 (en) | Communications device without passive pullup components | |
WO2005106689A1 (en) | Bus system for selectively controlling a plurality of identical slave circuits connected to the bus and method therefore | |
US7430259B2 (en) | Two-wire chip-to-chip interface | |
JP2009535677A (ja) | I2cクロックの生成方法及びシステム | |
TW200422843A (en) | Method and apparatus for detecting memory device interface | |
US7231467B2 (en) | Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughput | |
WO2007030978A1 (fr) | Procede, appareil de reinitialisation et equipement pour effectuer la reinitialisation d'un dispositif maitre dans un bus i2c | |
WO2007124304A2 (en) | Serial communications bus with active pullup | |
JPH05181790A (ja) | Ieee488インターフェイスとメッセージ処理法 | |
US6665757B1 (en) | Communication interface having a master activating/deactivating a first signal with a clock signal after a predetermined time after a slave activating/deactivating the first signal | |
US20020112106A1 (en) | Backplane physical layer controller with an internal bus reset | |
KR0178588B1 (ko) | I2c 프로토콜 통신 장치 | |
JP2004334551A (ja) | シリアル通信システム及びシリアル通信用ローカル端末 | |
JPH1188381A (ja) | 通信システム、usbファンクションデバイス、通信システム制御方法および通信状況表示プログラムを記録した媒体 | |
Cvetkovic et al. | I/sup 2/C-like communication for the power meter IC |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK1 | Application lapsed section 142(2)(a) - no request for examination in relevant period |