KR19990061071A - Manufacturing method of semiconductor device - Google Patents
Manufacturing method of semiconductor device Download PDFInfo
- Publication number
- KR19990061071A KR19990061071A KR1019970081325A KR19970081325A KR19990061071A KR 19990061071 A KR19990061071 A KR 19990061071A KR 1019970081325 A KR1019970081325 A KR 1019970081325A KR 19970081325 A KR19970081325 A KR 19970081325A KR 19990061071 A KR19990061071 A KR 19990061071A
- Authority
- KR
- South Korea
- Prior art keywords
- etching
- gas
- insulating film
- film
- pattern
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 27
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- 238000005530 etching Methods 0.000 claims abstract description 37
- 238000000034 method Methods 0.000 claims abstract description 30
- 239000002184 metal Substances 0.000 claims abstract description 19
- 229910052751 metal Inorganic materials 0.000 claims abstract description 19
- 150000004767 nitrides Chemical class 0.000 claims abstract description 18
- 239000000758 substrate Substances 0.000 claims abstract description 16
- 239000007789 gas Substances 0.000 claims description 26
- 229920002120 photoresistant polymer Polymers 0.000 claims description 15
- 229910002091 carbon monoxide Inorganic materials 0.000 claims description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 2
- 229910052739 hydrogen Inorganic materials 0.000 claims description 2
- 239000001257 hydrogen Substances 0.000 claims description 2
- 238000005498 polishing Methods 0.000 claims description 2
- 238000001039 wet etching Methods 0.000 abstract description 3
- 238000005516 engineering process Methods 0.000 abstract description 2
- 239000000126 substance Substances 0.000 abstract description 2
- 238000007517 polishing process Methods 0.000 abstract 1
- 239000010949 copper Substances 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 229920000642 polymer Polymers 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 241000293849 Cordylanthus Species 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Drying Of Semiconductors (AREA)
Abstract
본 발명은 반도체 소자의 제조방법에 관한 것으로, 산화막/질화막/산화막으로 이루어진 3층 구조의 절연막을 형성한 다음 상부 산화막 식각시 질화막에 대하여 식각선택비의 차를 이용한 식각공정으로 반도체 기판이 노출되는 것을 방지하여 플라즈마 손상을 최소화한 후 질화막 하부의 산화막을 습식식각하고 노출된 반도체 기판에 게이트산화막를 형성한 다음 금속막을 형성하고 화학적.기계적 연마공정을 실시하여 금속막의 게이트전극을 형성함으로서 소자의 전기적 특성을 향상시킬 수 있는 기술에 관한 것이다The present invention relates to a method of manufacturing a semiconductor device, wherein an insulating film having a three-layer structure consisting of an oxide film, a nitride film, and an oxide film is formed, and then the semiconductor substrate is exposed by an etching process using a difference in etching selectivity with respect to the nitride film during the upper oxide film etching. To minimize plasma damage, wet etching the oxide film under the nitride film, forming a gate oxide film on the exposed semiconductor substrate, forming a metal film, and performing a chemical and mechanical polishing process to form a gate electrode of the metal film. Is about technology that can improve
Description
본 발명은 반도체 소자의 제조방법에 관한 것으로, 특히 구리와 같은 금속막을 게이트전극에 사용하는 경우 식각정지층으로 질화막을 사용함으로서 반도체 기판이 노출되는 것을 방지하여 플라즈마 손상을 최소화하고 후속공정을 용이하게 실시할 수 있으며, 폴리머 발생과 게이트산화막 손상을 방지할 수 있는 기술에 관한 것이다.The present invention relates to a method for manufacturing a semiconductor device, in particular, when using a nitride film as the etch stop layer when using a metal film such as copper to prevent the semiconductor substrate is exposed to minimize the plasma damage and facilitate the subsequent process The present invention relates to a technology capable of preventing the occurrence of polymers and damaging gate oxide films.
일반적으로, 반도체 소자의 집적도가 증가함에 따라 게이트 산화막의 두께가 감소하게 되고, 그로인하여 게이트 산화막의 막질이 양호한 것을 요구하게 된다.In general, as the degree of integration of semiconductor elements increases, the thickness of the gate oxide film decreases, thereby requiring that the quality of the gate oxide film be good.
또한, 트랜지스터의 게이트 전극 패턴닝 공정후에 게이트 전극의 측벽의 식각 손상의 회복과 게이트 전극의 활성화를 위하여 산화 공정을 실시하게 되는데 이때 게이트 산화막도 역시 산화되어 게이트 산화막의 에지부가 두꺼워지는 게이트 버즈빅(bird's beak)현상이 발생한다.In addition, after the gate electrode patterning process of the transistor, an oxidation process is performed to recover the etching damage of the sidewall of the gate electrode and to activate the gate electrode. At this time, the gate oxide film is also oxidized to increase the edge of the gate oxide film. bird's beak).
그리고, 상기 게이트전극을 패터닝하는 과정에서 게이트전극의 과도 식각시 게이트산화막이 제거되어 반도체 기판에 어택(attack)을 받게 된다.In the process of patterning the gate electrode, when the gate electrode is excessively etched, the gate oxide layer is removed to be attacked by the semiconductor substrate.
한편, 초고집적 소자를 구현하기 위해서는 저소비전력화와 초고속화가 필수적인데 이를 위해서는 게이트전극 또는 비트라인 등의 배선을 저항이 낮은 Cu와 같은 금속막을 사용하여야 한다.On the other hand, low power consumption and high speed are essential to realize an ultra-high integration device. For this purpose, a metal film such as Cu having low resistance should be used for wiring of a gate electrode or a bit line.
그러나, 기존의 방식으로 게이트전극를 형성하는 방법은 게이트산화막을 성장시킨후 금속막을 증착하고 감광막마스크를 이용하여 식각공정을 진행하게 되면 다음과 같은 문제점을 야기한다.However, in the conventional method of forming a gate electrode, a gate oxide film is grown, a metal film is deposited, and an etching process is performed using a photoresist mask.
첫째, 구리(Cu)와 같은 금속막 식각시에는 폴리실리콘막 식각과는 다르게 산화막에 대하여 매우 높은 식각선택비를 확보하는 것이 어렵기 때문에 게이트산화막과 같이 매우 얇은 산화막을 사용할 경우 게이트산화막이 손상되어 정상적인 게이트 구현을 어렵게 하였다.First, when etching a metal film such as copper (Cu), it is difficult to secure a very high etching selectivity with respect to the oxide film, unlike the polysilicon film etching, so that when a very thin oxide such as a gate oxide is used, the gate oxide film is damaged. Normal gate implementation is difficult.
둘째, 구리와 같은 물질을 식각할 경우 감광막 제거후 폴리머 제거가 매우 어렵기 때문에 후속 공정을 진행하기가 어려워 게이트전극에 금속막을 적용하지 못하는 문제점이 발생한다.Second, when etching a material such as copper is difficult to remove the polymer after removing the photoresist film, it is difficult to proceed to the subsequent process occurs a problem that can not apply a metal film to the gate electrode.
이에, 본 발명은 상기한 문제점을 해결하기 위한 것으로 산화막/질화막/산화막으로 이루어진 3층 구조의 절연막을 형성한 다음 상부 산화막 식각시 질화막에 대하여 식각선택비의 차를 이용한 식각공정으로 반도체 기판이 노출되는 것을 방지하여 플라즈마 손상을 최소화한 후 질화막 하부의 산화막을 습식식각하고 노출된 반도체 기판에 게이트산화막를 형성한 다음 금속막을 형성하고 화학적,기계적연마(Chemical Mechanical Polishing 이하, CMP)공정을 실시하여 금속막의 게이트전극을 형성함으로서 소자의 전기적 특성을 향상시키는 반도체 소자의 제조방법을 제공하는데 그 목적이 있다.Accordingly, the present invention is to solve the above-mentioned problems, and to form a three-layer insulating film consisting of oxide film / nitride film / oxide film and then exposed the semiconductor substrate by the etching process using the difference in etching selectivity with respect to the nitride film during the upper oxide film etching After minimizing plasma damage by minimizing plasma damage, wet etching the oxide film under the nitride film, forming a gate oxide film on the exposed semiconductor substrate, forming a metal film, and performing a chemical mechanical polishing (CMP) process. It is an object of the present invention to provide a method for manufacturing a semiconductor device by improving the electrical characteristics of the device by forming a gate electrode.
도 1a 내지 도 1f 는 본 발명에 따른 반도체 소자의 제조공정도1A to 1F are manufacturing process diagrams of a semiconductor device according to the present invention.
도면의 주요 부분에 대한 부호의 설명Explanation of symbols for the main parts of the drawings
10 : 반도체 기판 12 : 제 1산화막10 semiconductor substrate 12 first oxide film
14 : 질화막 16 : 제 2산화막14 nitride film 16 second oxide film
18 : 감광막패턴 20 : 게이트산화막18: photosensitive film pattern 20: gate oxide film
22 : 금속막22: metal film
상기 목적을 달성하기 위해 본 발명에 따르면,According to the present invention to achieve the above object,
반도체 기판 상부에 제 1절연막과 제 2절연막, 제 3절연막, 감광막패턴을 순차적으로 형성하는 공정과,Sequentially forming a first insulating film, a second insulating film, a third insulating film, and a photoresist pattern on the semiconductor substrate;
상기 감광막패턴을 마스크로 상기 제 2절연막이 노출될때 까지 식각하여 제 3절연막패턴을 형성하는 공정과,Forming a third insulating film pattern by etching the photoresist pattern using a mask until the second insulating film is exposed;
상기 감광막패턴 및 제 3절연막패턴을 마스크로 제 1절연막의 일부가 노출될때 까지 식각하여 제 2절연막패턴과 제 1절연막패턴을 형성하는 공정과,Forming a second insulating film pattern and a first insulating film pattern by etching the photoresist pattern and the third insulating film pattern until a part of the first insulating film is exposed;
상기 감광막패턴을 제거한 후 게이트전극용 절연막을 형성하는 공정과,Removing the photoresist pattern and forming an insulating film for a gate electrode;
상기 구조의 전표면에 금속막을 형성하는 공정과,Forming a metal film on the entire surface of the structure;
상기 금속막을 CMP공정으로 상기 제 3절연막패턴이 노출될때 까지 연마하여 게이트절연막과 금속막패턴을 구비하는 게이트전극을 형성하는 공정을 포함하는 것을 특징으로 한다.And grinding the metal film by the CMP process until the third insulating film pattern is exposed to form a gate electrode having a gate insulating film and a metal film pattern.
이하, 첨부된 도면을 참조하여 본 발명에 따른 반도체 소자의 제조방법에 대하여 상세히 설명을 하기로 한다.Hereinafter, a method of manufacturing a semiconductor device according to the present invention will be described in detail with reference to the accompanying drawings.
도 1a 내지 도 1f 는 본 발명에 따른 반도체 소자의 제조공정도이다.1A to 1F are manufacturing process diagrams of a semiconductor device according to the present invention.
먼저, 반도체 기판(10) 상부에 얇은 두께의 제 1산화막(12)과 질화막(14), 제 2산화막(16)을 순차적으로 형성한 다음, 감광막패턴(18)을 순차적으로 형성한다.First, a thin first oxide film 12, a nitride film 14, and a second oxide film 16 are sequentially formed on the semiconductor substrate 10, and then the photoresist pattern 18 is sequentially formed.
이 때, 상기 질화막(14)은 상기 제 1산화막(12) 식각시 식각정지층으로 사용하며, 상기 감광막패턴(18)은 게이트전극으로 예정된 부위에 홈을 노출시키는 패턴을 형성한다.(도 1a 참조)In this case, the nitride film 14 is used as an etch stop layer when the first oxide film 12 is etched, and the photoresist pattern 18 forms a pattern for exposing a groove in a predetermined region as a gate electrode. Reference)
다음, 상기 감광막패턴(18)을 마스크로 상기 질화막(14)이 노출될때 까지 식각하여 제 2산화막(16)패턴을 형성한다.Next, the second oxide layer 16 pattern is formed by etching the photoresist layer pattern 18 using the mask until the nitride layer 14 is exposed.
이 때, 상기 제 2산화막(16) 식각시 상기 질화막(14)에 대한 식각선택비차를 이용하되 CHF3, C4F8, C3F8, C2F4, C2F6, C2HF5가스군에서 임의의 1개의 가스를 식각가스로 사용하여 식각공정을 진행한다.At this time, when etching the second oxide film 16, the etching selectivity difference with respect to the nitride film 14 is used, but CHF 3 , C 4 F 8 , C 3 F 8 , C 2 F 4 , C 2 F 6 , C 2 In the HF 5 gas group, an etching process is performed using any one gas as an etching gas.
또한, 상기 제 2산화막(16) 식각시 상기 질화막(14)에 대한 식각선택비차를 이용하여 CH3F, CO, Ar 가스군에서 임의의 1개 가스를 식각가스로 사용하여 식각공정을 진행할 수도 있다.In addition, when the second oxide layer 16 is etched, an etching process may be performed using any one gas from the CH 3 F, CO, and Ar gas group as an etching gas by using an etching selectivity difference with respect to the nitride layer 14. have.
그리고, 상기 CHF3, C4F8, C3F8, C2F4, C2F6, C2HF5가스들에 대한 공정 창(window)을 확장시키기 위하여 CH2F2, CH3F, C2H2, H2등의 수소를 포함하는 가스를 첨가하여 식각공정을 진행한다.And, in order to expand the process window for the CHF 3 , C 4 F 8 , C 3 F 8 , C 2 F 4 , C 2 F 6 , C 2 HF 5 gases CH 2 F 2 , CH 3 The etching process is performed by adding a gas containing hydrogen such as F, C 2 H 2 , and H 2 .
또한, 상기 CHF3, C4F8, C3F8, C2F4, C2F6, C2HF5가스에 Ar, He, Ne, Xe 가스를 혼합가스를 혼합하여 식각 공정에 사용할 수도 있다.In addition, the CHF 3 , C 4 F 8 , C 3 F 8 , C 2 F 4 , C 2 F 6 , C 2 HF 5 gas mixed with Ar, He, Ne, Xe gas to be used in the etching process It may be.
여기서, 상기 CH3F, CO, Ar 가스식각에 O2, Ar, He, N2가스를 혼합하여 사용하는 경우 상기 반도체 기판(10)의 전극에 바이어스 파워를 가하지 않고 등방성식각 공정을 진행할 수 있다.(도 1b 참조)Here, when O 2 , Ar, He, and N 2 gases are mixed with the CH 3 F, CO, and Ar gas, the isotropic etching process may be performed without applying bias power to the electrodes of the semiconductor substrate 10. (See FIG. 1B)
그 다음, 상기 감광막패턴(18) 및 제 2산화막(16)패턴을 마스크로 제 1산화막(12)의 일부분이 노출될때 까지 습식식각하여 질화막(14)패턴을 형성한다.Subsequently, the nitride layer 14 pattern is formed by wet etching the photoresist layer pattern 18 and the second oxide layer pattern 16 until a portion of the first oxide layer 12 is exposed.
이 때, 상기 질화막(14)패턴 식각시 반도체 기판(10)이 노출되지 않도록 플라즈마 손상을 최소화한다.(도 1c 참조)At this time, plasma damage is minimized so that the semiconductor substrate 10 is not exposed when the nitride layer 14 pattern is etched (see FIG. 1C).
다음, 상기 감광막패턴(18)을 제거한 후 열산화 공정을 실시하여 반도체 기판(10) 표면에 게이트산화막(20)을 형성한다.(도 1d 참조)Next, the photoresist pattern 18 is removed and then thermally oxidized to form a gate oxide film 20 on the surface of the semiconductor substrate 10 (see FIG. 1D).
그 다음, 상기 제 2산화막(16)패턴 측벽의 홈을 메우는 금속막(22)으로 Cu막을 형성한다.(도 1e 참조)Next, a Cu film is formed by the metal film 22 filling the grooves on the sidewalls of the second oxide film 16 pattern (see FIG. 1E).
다음, 상기 금속막(22)을 CMP 공정으로 상기 제 2산화막(16)패턴이 노출될때 까지 연마하여 질화막(14)패턴과 금속막(22)패턴을 구비하는 게이트전극을 형성한다.(도 1f 참조)Next, the metal film 22 is polished by the CMP process until the pattern of the second oxide film 16 is exposed to form a gate electrode having the nitride film 14 pattern and the metal film 22 pattern (FIG. 1F). Reference)
상기한 바와같이 본 발명에 따르면, 구리와 같은 금속막을 사용하여 게이트전극을 형성하는 경우 식각정지층으로 질화막을 사용함으로서 반도체 기판이 노출되는 것을 방지하여 플라즈마 손상을 최소화하고 후속공정을 용이하게 실시할 수 있으며, 폴리머 발생과 게이트산화막 손상을 방지할 수 있어 소자의 전기적 특성 및 신뢰성을 향상시키는 이점이 있다.As described above, according to the present invention, when the gate electrode is formed using a metal film such as copper, the nitride substrate is used as the etch stop layer to prevent the semiconductor substrate from being exposed, thereby minimizing plasma damage and facilitating subsequent steps. In addition, it is possible to prevent polymer generation and damage to the gate oxide layer, thereby improving the electrical characteristics and reliability of the device.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970081325A KR100447261B1 (en) | 1997-12-31 | 1997-12-31 | Method for manufacturing semiconductor device using nitride layer as etch stop layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970081325A KR100447261B1 (en) | 1997-12-31 | 1997-12-31 | Method for manufacturing semiconductor device using nitride layer as etch stop layer |
Publications (2)
Publication Number | Publication Date |
---|---|
KR19990061071A true KR19990061071A (en) | 1999-07-26 |
KR100447261B1 KR100447261B1 (en) | 2004-10-14 |
Family
ID=37362455
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970081325A KR100447261B1 (en) | 1997-12-31 | 1997-12-31 | Method for manufacturing semiconductor device using nitride layer as etch stop layer |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100447261B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100642903B1 (en) * | 1999-10-20 | 2006-11-03 | 매그나칩 반도체 유한회사 | Forming method of gate electrode in semiconductor device |
-
1997
- 1997-12-31 KR KR1019970081325A patent/KR100447261B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100642903B1 (en) * | 1999-10-20 | 2006-11-03 | 매그나칩 반도체 유한회사 | Forming method of gate electrode in semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
KR100447261B1 (en) | 2004-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100297738B1 (en) | Method for manufacturing semiconductor device having chamfered metal silicide layer | |
US7384823B2 (en) | Method for manufacturing a semiconductor device having a stabilized contact resistance | |
KR100447261B1 (en) | Method for manufacturing semiconductor device using nitride layer as etch stop layer | |
KR100548542B1 (en) | Method of forming for semiconductor device | |
KR100596899B1 (en) | Method for manufacturing semiconductor device | |
KR20030075745A (en) | Method of Forming Metal Gate in Semiconductor Device | |
JPH11330045A (en) | Method for etching laminated film of oxide film and silicon layer | |
KR0161878B1 (en) | Formation method of contact hole in semiconductor device | |
KR100587036B1 (en) | Contact formation method of semiconductor device | |
KR100265340B1 (en) | Method of fabricating semiconductor device | |
KR20030091452A (en) | Method of forming pattern inhibiting pitting effect | |
KR100772699B1 (en) | Method for forming semiconductor device | |
KR100318262B1 (en) | Method for forming alignment key of semiconductor device | |
KR20050068363A (en) | Method for fabricating thin pattern using the hard mask | |
KR100244297B1 (en) | Method of forming an isolation film of semiconductor device | |
JP2003017436A (en) | Manufacturing method of semiconductor device | |
JPH09260349A (en) | Manufacture of semiconductor device | |
US6833315B1 (en) | Removing silicon oxynitride of polysilicon gates in fabricating integrated circuits | |
KR100800106B1 (en) | Method for forming trench isolation layer in semiconductor device | |
KR100332647B1 (en) | Method of forming a contact hole in a semiconductor device | |
KR100526470B1 (en) | Gate Method of Flash Memory | |
KR20030092525A (en) | Method of manufacture contact hole in semiconduct device | |
KR20000063964A (en) | Shallow trench forming method for semiconductor isolation | |
KR20060118734A (en) | Manufacturing method of flash memory device | |
KR20040105980A (en) | The method for forming shallow trench isolation in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100726 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |