KR102389227B1 - 반도체 디바이스, 반도체 디바이스를 제조하는 방법, 및 컴퓨터 판독가능 저장 매체 - Google Patents

반도체 디바이스, 반도체 디바이스를 제조하는 방법, 및 컴퓨터 판독가능 저장 매체 Download PDF

Info

Publication number
KR102389227B1
KR102389227B1 KR1020167024409A KR20167024409A KR102389227B1 KR 102389227 B1 KR102389227 B1 KR 102389227B1 KR 1020167024409 A KR1020167024409 A KR 1020167024409A KR 20167024409 A KR20167024409 A KR 20167024409A KR 102389227 B1 KR102389227 B1 KR 102389227B1
Authority
KR
South Korea
Prior art keywords
inductor
die
layer
interconnects
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020167024409A
Other languages
English (en)
Korean (ko)
Other versions
KR20160120303A (ko
Inventor
영 규 송
윤서 박
시아오난 장
리안 데이비드 레인
아리스토텔레 하지크리스토스
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20160120303A publication Critical patent/KR20160120303A/ko
Application granted granted Critical
Publication of KR102389227B1 publication Critical patent/KR102389227B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H01L23/5227
    • H01L23/488
    • H01L24/02
    • H01L24/13
    • H01L24/16
    • H01L24/81
    • H01L28/10
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/20Inductors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/497Inductive arrangements or effects of, or between, wiring layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H01L2224/0401
    • H01L2924/30107
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/221Structures or relative sizes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29Bond pads specially adapted therefor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/921Structures or relative sizes of bond pads
    • H10W72/922Bond pads being integral with underlying chip-level interconnections
    • H10W72/9223Bond pads being integral with underlying chip-level interconnections with redistribution layers [RDL]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/921Structures or relative sizes of bond pads
    • H10W72/923Bond pads having multiple stacked layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/941Dispositions of bond pads
    • H10W72/9415Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/941Dispositions of bond pads
    • H10W72/942Dispositions of bond pads relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/951Materials of bond pads
    • H10W72/952Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/147Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being multilayered
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020167024409A 2014-02-12 2015-02-11 반도체 디바이스, 반도체 디바이스를 제조하는 방법, 및 컴퓨터 판독가능 저장 매체 Expired - Fee Related KR102389227B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/179,202 US9245940B2 (en) 2014-02-12 2014-02-12 Inductor design on floating UBM balls for wafer level package (WLP)
US14/179,202 2014-02-12
PCT/US2015/015450 WO2015123321A1 (en) 2014-02-12 2015-02-11 Inductor design on floating ubm balls for wafer level package (wlp)

Publications (2)

Publication Number Publication Date
KR20160120303A KR20160120303A (ko) 2016-10-17
KR102389227B1 true KR102389227B1 (ko) 2022-04-20

Family

ID=52596604

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167024409A Expired - Fee Related KR102389227B1 (ko) 2014-02-12 2015-02-11 반도체 디바이스, 반도체 디바이스를 제조하는 방법, 및 컴퓨터 판독가능 저장 매체

Country Status (7)

Country Link
US (1) US9245940B2 (https=)
EP (1) EP3105788A1 (https=)
JP (1) JP6440723B2 (https=)
KR (1) KR102389227B1 (https=)
CN (1) CN106030790B (https=)
BR (1) BR112016019464A2 (https=)
WO (1) WO2015123321A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12113038B2 (en) * 2020-01-03 2024-10-08 Qualcomm Incorporated Thermal compression flip chip bump for high performance and fine pitch
CN112366154A (zh) * 2020-11-06 2021-02-12 深圳市Tcl高新技术开发有限公司 芯片转移方法
US12381156B2 (en) 2021-11-10 2025-08-05 Samsung Electronics Co., Ltd. Redistribution substrate and semiconductor package including the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070279176A1 (en) 2006-05-31 2007-12-06 Broadcom Corporation On-chip inductor using redistribution layer and dual-layer passivation
JP2011035349A (ja) 2009-08-06 2011-02-17 Casio Computer Co Ltd 半導体装置およびその製造方法
US20130127060A1 (en) * 2011-11-18 2013-05-23 Cambridge Silicon Radio Limited Under bump passives in wafer level packaging

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6710433B2 (en) * 2000-11-15 2004-03-23 Skyworks Solutions, Inc. Leadless chip carrier with embedded inductor
JP3558595B2 (ja) * 2000-12-22 2004-08-25 松下電器産業株式会社 半導体チップ,半導体チップ群及びマルチチップモジュール
JP3871609B2 (ja) * 2002-05-27 2007-01-24 松下電器産業株式会社 半導体装置及びその製造方法
US6762495B1 (en) * 2003-01-30 2004-07-13 Qualcomm Incorporated Area array package with non-electrically connected solder balls
JP3983199B2 (ja) * 2003-05-26 2007-09-26 沖電気工業株式会社 半導体装置及びその製造方法
US7619296B2 (en) * 2005-02-03 2009-11-17 Nec Electronics Corporation Circuit board and semiconductor device
JP2008205422A (ja) * 2006-07-03 2008-09-04 Nec Electronics Corp 半導体装置
JP2008124363A (ja) * 2006-11-15 2008-05-29 Nec Electronics Corp 半導体装置
JP2008210828A (ja) * 2007-02-23 2008-09-11 Casio Comput Co Ltd 半導体装置およびその製造方法
JP4492621B2 (ja) * 2007-02-13 2010-06-30 カシオ計算機株式会社 半導体装置およびその製造方法
TWI397158B (zh) * 2007-02-13 2013-05-21 兆裝微股份有限公司 混有磁性體粉末之半導體裝置及其製造方法
JP5103032B2 (ja) * 2007-03-01 2012-12-19 ルネサスエレクトロニクス株式会社 半導体装置
US8471358B2 (en) 2010-06-01 2013-06-25 Taiwan Semiconductor Manufacturing Company, Ltd. 3D inductor and transformer
US9000876B2 (en) 2012-03-13 2015-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Inductor for post passivation interconnect

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070279176A1 (en) 2006-05-31 2007-12-06 Broadcom Corporation On-chip inductor using redistribution layer and dual-layer passivation
JP2011035349A (ja) 2009-08-06 2011-02-17 Casio Computer Co Ltd 半導体装置およびその製造方法
US20130127060A1 (en) * 2011-11-18 2013-05-23 Cambridge Silicon Radio Limited Under bump passives in wafer level packaging

Also Published As

Publication number Publication date
WO2015123321A1 (en) 2015-08-20
CN106030790A (zh) 2016-10-12
BR112016019464A2 (pt) 2018-05-08
EP3105788A1 (en) 2016-12-21
JP2017510063A (ja) 2017-04-06
KR20160120303A (ko) 2016-10-17
JP6440723B2 (ja) 2018-12-19
US9245940B2 (en) 2016-01-26
CN106030790B (zh) 2019-08-20
US20150228707A1 (en) 2015-08-13

Similar Documents

Publication Publication Date Title
CN110447146B (zh) 无线通信装置和方法
TWI424453B (zh) 用於積體電路封裝中變壓器的方法和系統
US7089032B2 (en) Radio transmitting/receiving device
CN204927008U (zh) 三维磁芯设备及通信设备
KR102389227B1 (ko) 반도체 디바이스, 반도체 디바이스를 제조하는 방법, 및 컴퓨터 판독가능 저장 매체
US9472257B2 (en) Hybrid magnetoresistive read only memory (MRAM) cache mixing single-ended and differential sensing
CN112599958A (zh) 一种天线和通信装置
WO2005083907A1 (ja) 移動局装置および移動局装置における送信アンテナ選択方法
US11316250B2 (en) Chip antenna and antenna module including chip antenna
KR102022113B1 (ko) 다중-포트 변압기 및 공유된 믹서를 갖는 단일-종단 수신기
CN111418222B (zh) 降低通信装置功耗的方法及通信装置
WO2012068716A1 (en) Multi-layer beamforming with partial channel state information
CN102056191A (zh) 处理测量程序的方法及其通信装置
US9237527B2 (en) Power control
US10154591B2 (en) Passive device assembly for accurate ground plane control
JP2024543081A (ja) パッドレススタックビアのための凹部構造体
TWI911231B (zh) 具有嵌入絕緣層內的局部高密度佈線區域的封裝的設備及用於製造前述設備的方法
US20150223052A1 (en) Secondary Cell Activation
CN117916951A (zh) 天线模块和包括天线模块的电子装置
WO2026072367A1 (en) Hybrid silicon cap lsc to increase bga density
TWI898013B (zh) 用於封裝和模組的電磁干擾遮罩
US12021063B2 (en) Circular bond finger pad
CN121730027A (zh) 用于半导体器件中的分层缓解的结构
JP2024539563A (ja) 高qフィルタのためのバックエンド及び音響プロセスの統合
WO2025010222A1 (en) Copper post design on laminate for improved performance and reliability

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20250419

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

H13 Ip right lapsed

Free format text: ST27 STATUS EVENT CODE: N-4-6-H10-H13-OTH-PC1903 (AS PROVIDED BY THE NATIONAL OFFICE); TERMINATION CATEGORY : DEFAULT_OF_REGISTRATION_FEE

Effective date: 20250419

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20250419

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000