JP6440723B2 - ウェハレベルパッケージ（ｗｌｐ）のための浮遊ｕｂｍボール上のインダクタ設計 - Google Patents

ウェハレベルパッケージ（ｗｌｐ）のための浮遊ｕｂｍボール上のインダクタ設計 Download PDF

Info

Publication number
JP6440723B2
JP6440723B2 JP2016550525A JP2016550525A JP6440723B2 JP 6440723 B2 JP6440723 B2 JP 6440723B2 JP 2016550525 A JP2016550525 A JP 2016550525A JP 2016550525 A JP2016550525 A JP 2016550525A JP 6440723 B2 JP6440723 B2 JP 6440723B2
Authority
JP
Japan
Prior art keywords
inductor
die
layer
package
interconnect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016550525A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017510063A (ja
JP2017510063A5 (https=
Inventor
ヨン・キュ・ソン
ユンソ・パク
シャオナン・ジャン
ライアン・デイヴィッド・レーン
アリストテレ・ハディクリストス
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017510063A publication Critical patent/JP2017510063A/ja
Publication of JP2017510063A5 publication Critical patent/JP2017510063A5/ja
Application granted granted Critical
Publication of JP6440723B2 publication Critical patent/JP6440723B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/20—Inductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/497—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/221—Structures or relative sizes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/922—Bond pads being integral with underlying chip-level interconnections
    • H10W72/9223—Bond pads being integral with underlying chip-level interconnections with redistribution layers [RDL]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/942—Dispositions of bond pads relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/147—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being multilayered
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2016550525A 2014-02-12 2015-02-11 ウェハレベルパッケージ（ｗｌｐ）のための浮遊ｕｂｍボール上のインダクタ設計 Active JP6440723B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/179,202 US9245940B2 (en) 2014-02-12 2014-02-12 Inductor design on floating UBM balls for wafer level package (WLP)
US14/179,202 2014-02-12
PCT/US2015/015450 WO2015123321A1 (en) 2014-02-12 2015-02-11 Inductor design on floating ubm balls for wafer level package (wlp)

Publications (3)

Publication Number Publication Date
JP2017510063A JP2017510063A (ja) 2017-04-06
JP2017510063A5 JP2017510063A5 (https=) 2018-03-08
JP6440723B2 true JP6440723B2 (ja) 2018-12-19

Family

ID=52596604

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016550525A Active JP6440723B2 (ja) 2014-02-12 2015-02-11 ウェハレベルパッケージ（ｗｌｐ）のための浮遊ｕｂｍボール上のインダクタ設計

Country Status (7)

Country Link
US (1) US9245940B2 (https=)
EP (1) EP3105788A1 (https=)
JP (1) JP6440723B2 (https=)
KR (1) KR102389227B1 (https=)
CN (1) CN106030790B (https=)
BR (1) BR112016019464A2 (https=)
WO (1) WO2015123321A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12113038B2 (en) * 2020-01-03 2024-10-08 Qualcomm Incorporated Thermal compression flip chip bump for high performance and fine pitch
CN112366154A (zh) * 2020-11-06 2021-02-12 深圳市Tcl高新技术开发有限公司 芯片转移方法
US12381156B2 (en) 2021-11-10 2025-08-05 Samsung Electronics Co., Ltd. Redistribution substrate and semiconductor package including the same

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6710433B2 (en) * 2000-11-15 2004-03-23 Skyworks Solutions, Inc. Leadless chip carrier with embedded inductor
JP3558595B2 (ja) * 2000-12-22 2004-08-25 松下電器産業株式会社 半導体チップ，半導体チップ群及びマルチチップモジュール
JP3871609B2 (ja) * 2002-05-27 2007-01-24 松下電器産業株式会社 半導体装置及びその製造方法
US6762495B1 (en) * 2003-01-30 2004-07-13 Qualcomm Incorporated Area array package with non-electrically connected solder balls
JP3983199B2 (ja) * 2003-05-26 2007-09-26 沖電気工業株式会社 半導体装置及びその製造方法
US7619296B2 (en) * 2005-02-03 2009-11-17 Nec Electronics Corporation Circuit board and semiconductor device
US8717137B2 (en) 2006-05-31 2014-05-06 Broadcom Corporation On-chip inductor using redistribution layer and dual-layer passivation
JP2008205422A (ja) * 2006-07-03 2008-09-04 Nec Electronics Corp 半導体装置
JP2008124363A (ja) * 2006-11-15 2008-05-29 Nec Electronics Corp 半導体装置
JP2008210828A (ja) * 2007-02-23 2008-09-11 Casio Comput Co Ltd 半導体装置およびその製造方法
JP4492621B2 (ja) * 2007-02-13 2010-06-30 カシオ計算機株式会社 半導体装置およびその製造方法
TWI397158B (zh) * 2007-02-13 2013-05-21 兆裝微股份有限公司 混有磁性體粉末之半導體裝置及其製造方法
JP5103032B2 (ja) * 2007-03-01 2012-12-19 ルネサスエレクトロニクス株式会社 半導体装置
JP5536388B2 (ja) 2009-08-06 2014-07-02 株式会社テラプローブ 半導体装置およびその製造方法
US8471358B2 (en) 2010-06-01 2013-06-25 Taiwan Semiconductor Manufacturing Company, Ltd. 3D inductor and transformer
US8710658B2 (en) 2011-11-18 2014-04-29 Cambridge Silicon Radio Limited Under bump passive components in wafer level packaging
US9000876B2 (en) 2012-03-13 2015-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Inductor for post passivation interconnect

Also Published As

Publication number Publication date
WO2015123321A1 (en) 2015-08-20
CN106030790A (zh) 2016-10-12
BR112016019464A2 (pt) 2018-05-08
EP3105788A1 (en) 2016-12-21
JP2017510063A (ja) 2017-04-06
KR20160120303A (ko) 2016-10-17
US9245940B2 (en) 2016-01-26
KR102389227B1 (ko) 2022-04-20
CN106030790B (zh) 2019-08-20
US20150228707A1 (en) 2015-08-13

Similar Documents

Publication Publication Date Title
CN101459439B (zh) 用于集成电路封装中变压器的方法和系统
CN204927008U (zh) 三维磁芯设备及通信设备
US7089032B2 (en) Radio transmitting/receiving device
EP1189345A2 (en) High frequency module device and method for its preparation
CN112599958A (zh) 一种天线和通信装置
JP6440723B2 (ja) ウェハレベルパッケージ（ｗｌｐ）のための浮遊ｕｂｍボール上のインダクタ設計
US11316250B2 (en) Chip antenna and antenna module including chip antenna
US10154591B2 (en) Passive device assembly for accurate ground plane control
TWI911231B (zh) 具有嵌入絕緣層內的局部高密度佈線區域的封裝的設備及用於製造前述設備的方法
JP2024543081A (ja) パッドレススタックビアのための凹部構造体
US11929299B2 (en) High-power die heat sink with vertical heat path
US20220359337A1 (en) High-power die heat sink
KR102007026B1 (ko) 반도체 어셈블리 및 반도체 어셈블리를 제조하는 방법
JP2006270959A (ja) 携帯／Ｗｉ−Ｆｉを組み合わせたデバイス
US20250022765A1 (en) Top side cooling for power amplifier module
TWI905352B (zh) 圓形接合指狀焊盤、包括圓形接合指狀焊盤的積體電路（ｉｃ）封裝以及製造封裝的方法
US20250266800A1 (en) Acoustic resonator package
US20260033364A1 (en) Package interconnect structure
JP2024539563A (ja) 高ｑフィルタのためのバックエンド及び音響プロセスの統合
WO2026072367A1 (en) Hybrid silicon cap lsc to increase bga density
CN121730027A (zh) 用于半导体器件中的分层缓解的结构
US20250062182A1 (en) Thermal interconnect for integrated circuitry
TW202610002A (zh) 基材中之垂直耦接電感器
TWI391044B (zh) 無線區域網路之系統封裝模組
EP4334973A1 (en) High power die heat sink with vertical heat pin

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160815

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180124

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180124

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181009

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20181022

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20181120

R150 Certificate of patent or registration of utility model

Ref document number: 6440723

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250