KR101846545B1 - 인터커넥트 조립체 - Google Patents

인터커넥트 조립체 Download PDF

Info

Publication number
KR101846545B1
KR101846545B1 KR1020110062762A KR20110062762A KR101846545B1 KR 101846545 B1 KR101846545 B1 KR 101846545B1 KR 1020110062762 A KR1020110062762 A KR 1020110062762A KR 20110062762 A KR20110062762 A KR 20110062762A KR 101846545 B1 KR101846545 B1 KR 101846545B1
Authority
KR
South Korea
Prior art keywords
contact pads
interconnect assembly
die
interconnect
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020110062762A
Other languages
English (en)
Korean (ko)
Other versions
KR20120001651A (ko
Inventor
폴 알란 맥코넬리
케빈 매튜 듀로셔
스콧 스미스
도날드 폴 커닝햄
Original Assignee
제너럴 일렉트릭 캄파니
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 제너럴 일렉트릭 캄파니 filed Critical 제너럴 일렉트릭 캄파니
Publication of KR20120001651A publication Critical patent/KR20120001651A/ko
Application granted granted Critical
Publication of KR101846545B1 publication Critical patent/KR101846545B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020110062762A 2010-06-29 2011-06-28 인터커넥트 조립체 Active KR101846545B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/826,359 US8653670B2 (en) 2010-06-29 2010-06-29 Electrical interconnect for an integrated circuit package and method of making same
US12/826,359 2010-06-29

Publications (2)

Publication Number Publication Date
KR20120001651A KR20120001651A (ko) 2012-01-04
KR101846545B1 true KR101846545B1 (ko) 2018-04-06

Family

ID=44532585

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020110062762A Active KR101846545B1 (ko) 2010-06-29 2011-06-28 인터커넥트 조립체

Country Status (6)

Country Link
US (4) US8653670B2 (enExample)
EP (1) EP2402992B1 (enExample)
JP (1) JP6014309B2 (enExample)
KR (1) KR101846545B1 (enExample)
CN (1) CN102315190B (enExample)
TW (1) TWI536526B (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8658473B2 (en) * 2012-03-27 2014-02-25 General Electric Company Ultrathin buried die module and method of manufacturing thereof
US9165885B2 (en) * 2013-12-30 2015-10-20 Taiwan Semiconductor Manufacturing Company, Ltd. Staggered via redistribution layer (RDL) for a package and a method for forming the same
US9653438B2 (en) 2014-08-21 2017-05-16 General Electric Company Electrical interconnect structure for an embedded semiconductor device package and method of manufacturing thereof
US9666516B2 (en) 2014-12-01 2017-05-30 General Electric Company Electronic packages and methods of making and using the same
US10141251B2 (en) 2014-12-23 2018-11-27 General Electric Company Electronic packages with pre-defined via patterns and methods of making and using the same
CN106972093B (zh) * 2016-01-13 2019-01-08 光宝光电(常州)有限公司 发光二极管封装结构
US9563732B1 (en) 2016-01-26 2017-02-07 International Business Machines Corporation In-plane copper imbalance for warpage prediction
KR102019352B1 (ko) * 2016-06-20 2019-09-09 삼성전자주식회사 팬-아웃 반도체 패키지
KR102479357B1 (ko) * 2016-12-08 2022-12-19 쇼와덴코머티리얼즈가부시끼가이샤 반도체 장치의 제조 방법
TWI648854B (zh) * 2017-06-14 2019-01-21 穩懋半導體股份有限公司 用以減少化合物半導體晶圓變形之改良結構
TWI762894B (zh) * 2019-11-05 2022-05-01 友達光電股份有限公司 電路裝置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090051038A1 (en) 2007-08-24 2009-02-26 Casio Computer Co., Ltd. Semiconductor device including semiconductor constituent and manufacturing method thereof
US20100108371A1 (en) 2008-11-06 2010-05-06 Ibiden Co., Ltd. Wiring board with built-in electronic component and method for manufacturing the same

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5527741A (en) * 1994-10-11 1996-06-18 Martin Marietta Corporation Fabrication and structures of circuit modules with flexible interconnect layers
KR100543836B1 (ko) * 1997-08-19 2006-01-23 가부시키가이샤 히타치세이사쿠쇼 멀티칩 모듈 구조체 및 그 제작 방법
JP3618330B2 (ja) * 2002-11-08 2005-02-09 沖電気工業株式会社 半導体装置及びその製造方法
KR100613903B1 (ko) 2004-05-13 2006-08-17 한국전자통신연구원 유전자 알고리즘을 이용한 배열 안테나의 배열 간격 결정방법 및 이를 이용한 소파형 부등간격 배열 안테나
US7453157B2 (en) * 2004-06-25 2008-11-18 Tessera, Inc. Microelectronic packages and methods therefor
JP2006134912A (ja) * 2004-11-02 2006-05-25 Matsushita Electric Ind Co Ltd 半導体モジュールおよびその製造方法、ならびにフィルムインターポーザ
JP4520355B2 (ja) * 2005-04-19 2010-08-04 パナソニック株式会社 半導体モジュール
CN100392849C (zh) * 2005-12-09 2008-06-04 威盛电子股份有限公司 封装体及封装体模块
US20080197478A1 (en) * 2007-02-21 2008-08-21 Wen-Kun Yang Semiconductor device package with die receiving through-hole and connecting through-hole and method of the same
US20090127686A1 (en) * 2007-11-21 2009-05-21 Advanced Chip Engineering Technology Inc. Stacking die package structure for semiconductor devices and method of the same
US7863721B2 (en) * 2008-06-11 2011-01-04 Stats Chippac, Ltd. Method and apparatus for wafer level integration using tapered vias
TWI443789B (zh) 2008-07-04 2014-07-01 欣興電子股份有限公司 嵌埋有半導體晶片之電路板及其製法
US8237257B2 (en) * 2008-09-25 2012-08-07 King Dragon International Inc. Substrate structure with die embedded inside and dual build-up layers over both side surfaces and method of the same
US8114708B2 (en) 2008-09-30 2012-02-14 General Electric Company System and method for pre-patterned embedded chip build-up
US7964974B2 (en) 2008-12-02 2011-06-21 General Electric Company Electronic chip package with reduced contact pad pitch
US8008781B2 (en) 2008-12-02 2011-08-30 General Electric Company Apparatus and method for reducing pitch in an integrated circuit
US8163596B2 (en) * 2009-03-24 2012-04-24 General Electric Company Stackable electronic package and method of making same
US20110058348A1 (en) 2009-09-10 2011-03-10 Ibiden Co., Ltd. Semiconductor device
JP5633493B2 (ja) 2011-09-16 2014-12-03 オムロン株式会社 半導体装置及びマイクロフォン

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090051038A1 (en) 2007-08-24 2009-02-26 Casio Computer Co., Ltd. Semiconductor device including semiconductor constituent and manufacturing method thereof
US20100108371A1 (en) 2008-11-06 2010-05-06 Ibiden Co., Ltd. Wiring board with built-in electronic component and method for manufacturing the same
WO2010052942A1 (ja) 2008-11-06 2010-05-14 イビデン株式会社 電子部品内蔵配線板及びその製造方法

Also Published As

Publication number Publication date
US10068840B2 (en) 2018-09-04
CN102315190B (zh) 2016-03-16
US8653670B2 (en) 2014-02-18
EP2402992A2 (en) 2012-01-04
TW201222755A (en) 2012-06-01
JP2012015504A (ja) 2012-01-19
KR20120001651A (ko) 2012-01-04
EP2402992B1 (en) 2018-11-21
JP6014309B2 (ja) 2016-10-25
US9299647B2 (en) 2016-03-29
TWI536526B (zh) 2016-06-01
EP2402992A3 (en) 2013-05-08
US20140159213A1 (en) 2014-06-12
US20110316167A1 (en) 2011-12-29
CN102315190A (zh) 2012-01-11
US20160211208A1 (en) 2016-07-21
US9679837B2 (en) 2017-06-13
US20170278782A1 (en) 2017-09-28

Similar Documents

Publication Publication Date Title
KR101846545B1 (ko) 인터커넥트 조립체
US8658473B2 (en) Ultrathin buried die module and method of manufacturing thereof
CN101877348B (zh) 用于堆叠的管芯嵌入式芯片堆积的系统和方法
US9570376B2 (en) Electrical interconnect for an integrated circuit package and method of making same
KR101730650B1 (ko) 실장 기판 및 반도체 모듈
US8987602B2 (en) Multilayer electronic support structure with cofabricated metal core
TW201405720A (zh) 具有一體化結構組件的多層電子支撐結構
JP2006019368A (ja) インターポーザ及びその製造方法並びに半導体装置
JP2013243345A5 (enExample)
EP2243161A2 (en) Semiconductor package
US9685376B2 (en) Semiconductor device and method of manufacturing semiconductor device
TWI550792B (zh) 半導體裝置、半導體積層模組構造、積層模組構造及此等之製造方法
US20240096838A1 (en) Component-embedded packaging structure

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20110628

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20160524

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20110628

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20170905

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20180120

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20180402

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20180402

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20210329

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20230323

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20240401

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20250324

Start annual number: 8

End annual number: 8