KR101259899B1 - 다중 전압 도메인들을 이용하는 회로에서의 신호 경로 지연의 자체-튜닝 - Google Patents

다중 전압 도메인들을 이용하는 회로에서의 신호 경로 지연의 자체-튜닝 Download PDF

Info

Publication number
KR101259899B1
KR101259899B1 KR1020117016788A KR20117016788A KR101259899B1 KR 101259899 B1 KR101259899 B1 KR 101259899B1 KR 1020117016788 A KR1020117016788 A KR 1020117016788A KR 20117016788 A KR20117016788 A KR 20117016788A KR 101259899 B1 KR101259899 B1 KR 101259899B1
Authority
KR
South Korea
Prior art keywords
delay
paths
voltage domains
path
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020117016788A
Other languages
English (en)
Korean (ko)
Other versions
KR20110106386A (ko
Inventor
치아밍 차이
스티븐 에드워드 릴리스
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20110106386A publication Critical patent/KR20110106386A/ko
Application granted granted Critical
Publication of KR101259899B1 publication Critical patent/KR101259899B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/08—Control thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Static Random-Access Memory (AREA)
KR1020117016788A 2008-12-17 2009-12-11 다중 전압 도메인들을 이용하는 회로에서의 신호 경로 지연의 자체-튜닝 Active KR101259899B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/336,741 US7876631B2 (en) 2008-12-17 2008-12-17 Self-tuning of signal path delay in circuit employing multiple voltage domains
US12/336,741 2008-12-17
PCT/US2009/067657 WO2010077776A1 (en) 2008-12-17 2009-12-11 Self-tuning of signal path delay in circuit employing multiple voltage domains

Publications (2)

Publication Number Publication Date
KR20110106386A KR20110106386A (ko) 2011-09-28
KR101259899B1 true KR101259899B1 (ko) 2013-05-02

Family

ID=41559655

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020117016788A Active KR101259899B1 (ko) 2008-12-17 2009-12-11 다중 전압 도메인들을 이용하는 회로에서의 신호 경로 지연의 자체-튜닝

Country Status (7)

Country Link
US (1) US7876631B2 (enExample)
EP (1) EP2380174B1 (enExample)
JP (1) JP5355711B2 (enExample)
KR (1) KR101259899B1 (enExample)
CN (1) CN102246236B (enExample)
TW (1) TWI427640B (enExample)
WO (1) WO2010077776A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8930733B2 (en) * 2009-06-12 2015-01-06 Taiwan Semiconductor Manufacturing Company, Ltd. Separating power domains of central processing units
US8995207B2 (en) 2011-08-12 2015-03-31 Qualcomm Incorporated Data storage for voltage domain crossings
US20130227197A1 (en) * 2012-02-29 2013-08-29 Sandisk Technologies Inc. Multiple pre-driver logic for io high speed interfaces
US8638153B2 (en) 2012-03-29 2014-01-28 Qualcomm Incorporated Pulse clock generation logic with built-in level shifter and programmable rising edge and pulse width
CN102723755A (zh) * 2012-06-14 2012-10-10 北京华大智宝电子系统有限公司 一种电池组信息采集管理结构
US9070433B1 (en) 2014-03-11 2015-06-30 International Business Machines Corporation SRAM supply voltage global bitline precharge pulse
US9418716B1 (en) * 2015-04-15 2016-08-16 Qualcomm Incorporated Word line and bit line tracking across diverse power domains
CN104868906A (zh) * 2015-05-26 2015-08-26 施文斌 集成电路和电压选择电路
US9954527B2 (en) * 2015-09-29 2018-04-24 Nvidia Corporation Balanced charge-recycling repeater link
KR102531863B1 (ko) * 2018-03-28 2023-05-11 삼성전자주식회사 반도체 메모리 장치의 홀드-마진을 제어하는 방법 및 시스템

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040095800A1 (en) * 2002-11-19 2004-05-20 Wesley Lin Method and system for controlling an sram sense amplifier clock
US20080056031A1 (en) * 2002-03-15 2008-03-06 Nec Electronics Corporation Semiconductor memory

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04362810A (ja) * 1991-06-11 1992-12-15 Fuji Electric Co Ltd 論理信号遅延回路
JPH10284705A (ja) 1997-04-10 1998-10-23 Hitachi Ltd ダイナミック型ｒａｍ
US6034920A (en) * 1998-11-24 2000-03-07 Texas Instruments Incorporated Semiconductor memory device having a back gate voltage controlled delay circuit
JP2002109887A (ja) * 2000-09-29 2002-04-12 Hitachi Ltd 半導体集積回路
JP3908493B2 (ja) * 2001-08-30 2007-04-25 株式会社東芝 電子回路及び半導体記憶装置
US7073145B2 (en) * 2003-01-07 2006-07-04 International Business Machines Corporation Programmable delay method for hierarchical signal balancing
CN100555168C (zh) * 2003-08-04 2009-10-28 皇家飞利浦电子股份有限公司 电压源的结构和方法
US7151396B2 (en) 2005-04-04 2006-12-19 Freescale Semiconductor, Inc. Clock delay compensation circuit
US7355905B2 (en) * 2005-07-01 2008-04-08 P.A. Semi, Inc. Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage
KR100655084B1 (ko) * 2006-01-17 2006-12-08 삼성전자주식회사 센스앰프 인에이블 회로 및 이를 갖는 반도체 메모리 장치
US7542332B1 (en) * 2007-10-16 2009-06-02 Juhan Kim Stacked SRAM including segment read circuit
US7388774B1 (en) * 2007-10-16 2008-06-17 Juhan Kim SRAM including bottom gate transistor
US7542348B1 (en) * 2007-12-19 2009-06-02 Juhan Kim NOR flash memory including bipolar segment read circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080056031A1 (en) * 2002-03-15 2008-03-06 Nec Electronics Corporation Semiconductor memory
US20040095800A1 (en) * 2002-11-19 2004-05-20 Wesley Lin Method and system for controlling an sram sense amplifier clock

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Hyunwoo Nho et al.,"Nemerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation", IEEE Trans. Circuits and Systems, Vol. 55, No. 9, September, 2008.*

Also Published As

Publication number Publication date
WO2010077776A1 (en) 2010-07-08
CN102246236B (zh) 2014-09-03
US7876631B2 (en) 2011-01-25
JP2012512497A (ja) 2012-05-31
KR20110106386A (ko) 2011-09-28
CN102246236A (zh) 2011-11-16
US20100148839A1 (en) 2010-06-17
BRPI0922986A2 (pt) 2016-01-26
EP2380174A1 (en) 2011-10-26
JP5355711B2 (ja) 2013-11-27
TWI427640B (zh) 2014-02-21
TW201040984A (en) 2010-11-16
EP2380174B1 (en) 2016-03-23

Similar Documents

Publication Publication Date Title
KR101259899B1 (ko) 다중 전압 도메인들을 이용하는 회로에서의 신호 경로 지연의 자체-튜닝
US9977480B2 (en) Selective coupling of power rails to a memory domain(s) in a processor-based system
US7327630B2 (en) Memory cell power switching circuit in semiconductor memory device and method for applying memory cell power voltage
US8375241B2 (en) Method and system to improve the operations of a registered memory module
US8806245B2 (en) Memory read timing margin adjustment for a plurality of memory arrays according to predefined delay tables
US7193921B2 (en) Cascade wake-up circuit preventing power noise in memory device
US10050448B2 (en) Providing current cross-conduction protection in a power rail control system
US8476930B2 (en) Level shifter with embedded logic and low minimum voltage
US8924902B2 (en) Methods and circuits for optimizing performance and power consumption in a design and circuit employing lower threshold voltage (LVT) devices
US20060271807A1 (en) Semiconductor integrated circuit device, an electronic apparatus including the device, and a power consumption reduction method
US10296069B2 (en) Bandwidth-monitored frequency hopping within a selected DRAM operating point
CN105706168B (zh) 用于经由数据掩蔽来降低存储器i/o功率的系统、方法和计算机可读介质
KR102293806B1 (ko) 메모리 판독 액세스들 동안 전력 글리치들을 감소시키기 위한 정적 랜덤 액세스 메모리(sram) 글로벌 비트라인 회로들 및 관련 방법들 및 시스템들
KR20120096573A (ko) 저전력, 고수율 메모리를 위한 방법들 및 시스템들
KR102623751B1 (ko) 메모리 디바이스를 위한 전력 램핑 시퀀스 제어
BRPI0922986B1 (pt) Auto-ajuste de retardo de percurso de sinal em circuito empregando múltiplos domínios de voltagem

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

Patent event date: 20110718

Patent event code: PA01051R01D

Comment text: International Patent Application

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20130118

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20130422

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20130425

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20130426

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20160330

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20160330

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20170330

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20170330

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20180329

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20180329

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20190327

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20190327

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20200324

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20210329

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20230327

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20240320

Start annual number: 12

End annual number: 12