KR101121460B1 - Ｃｍｌ 버퍼들용 공통－모드 시프팅 회로 - Google Patents

Ｃｍｌ 버퍼들용 공통－모드 시프팅 회로 Download PDF

Info

Publication number
KR101121460B1
KR101121460B1 KR1020050066707A KR20050066707A KR101121460B1 KR 101121460 B1 KR101121460 B1 KR 101121460B1 KR 1020050066707 A KR1020050066707 A KR 1020050066707A KR 20050066707 A KR20050066707 A KR 20050066707A KR 101121460 B1 KR101121460 B1 KR 101121460B1
Authority
KR
South Korea
Prior art keywords
current
mode
voltage
circuit
common
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020050066707A
Other languages
English (en)
Korean (ko)
Other versions
KR20060092833A (ko
Inventor
캄란 아자덧
후지 양
춘빙 구오
Original Assignee
에이저 시스템즈 인크
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에이저 시스템즈 인크 filed Critical 에이저 시스템즈 인크
Publication of KR20060092833A publication Critical patent/KR20060092833A/ko
Application granted granted Critical
Publication of KR101121460B1 publication Critical patent/KR101121460B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0282—Provision for current-mode coupling
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09432—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors with coupled sources or source coupled logic
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H04L25/0274—Arrangements for ensuring balanced coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)
KR1020050066707A 2004-07-23 2005-07-22 Ｃｍｌ 버퍼들용 공통－모드 시프팅 회로 Expired - Fee Related KR101121460B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US59062404P 2004-07-23 2004-07-23
US60/590,624 2004-07-23
US11/141,337 2005-05-31
US11/141,337 US7355451B2 (en) 2004-07-23 2005-05-31 Common-mode shifting circuit for CML buffers

Publications (2)

Publication Number Publication Date
KR20060092833A KR20060092833A (ko) 2006-08-23
KR101121460B1 true KR101121460B1 (ko) 2012-03-15

Family

ID=35656470

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020050066707A Expired - Fee Related KR101121460B1 (ko) 2004-07-23 2005-07-22 Ｃｍｌ 버퍼들용 공통－모드 시프팅 회로

Country Status (4)

Country Link
US (1) US7355451B2 (https=)
JP (1) JP2006042349A (https=)
KR (1) KR101121460B1 (https=)
TW (1) TWI434512B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9425743B2 (en) 2014-07-07 2016-08-23 Electronics And Telecommunications Research Instit Buffer amplifier and trans-impedance amplifier including the same

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3874733B2 (ja) * 2003-02-28 2007-01-31 富士通株式会社 高速入力信号の受信回路
US20080061837A1 (en) * 2006-08-25 2008-03-13 Parade Technologies, Ltd. Low Supply Voltage, Large Output Swing, Source-Terminated Output Driver for High Speed AC-coupled Double-Termination Serial Links
US7579881B2 (en) * 2007-11-14 2009-08-25 Infineon Technologies Ag Write driver circuit
JP5238604B2 (ja) * 2009-05-20 2013-07-17 株式会社東芝 電圧変換回路および無線通信装置
KR20130026218A (ko) * 2011-09-05 2013-03-13 삼성전기주식회사 홀 플레이트 스위칭 시스템
US9614530B2 (en) * 2014-12-12 2017-04-04 Samsung Display Co., Ltd. Fast fall and rise time current mode logic buffer
JP6399938B2 (ja) 2015-01-22 2018-10-03 株式会社メガチップス 差動出力バッファ
US9225332B1 (en) * 2015-04-08 2015-12-29 Xilinx, Inc. Adjustable buffer circuit
US10712769B2 (en) 2017-08-16 2020-07-14 Oracle International Corporation Method and apparatus for clock signal distribution

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4806796A (en) * 1988-03-28 1989-02-21 Motorola, Inc. Active load for emitter coupled logic gate
US4868423A (en) 1988-05-02 1989-09-19 Motorola, Inc. Current mode logic gate
KR940008254A (ko) * 1992-09-29 1994-04-29 빈센트 비. 인그라시아 전원 종속 입력 버퍼
KR20020014670A (ko) * 2000-06-27 2002-02-25 야마자끼 순페이 레벨 시프터

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05226950A (ja) * 1992-02-14 1993-09-03 Asahi Kasei Micro Syst Kk 全差動増幅器
JPH08288761A (ja) * 1995-04-10 1996-11-01 Fujitsu Ltd 差動増幅＆出力オフセット回路及びこれを備えた半導体集積回路並びにノイズ除去方法
US5909127A (en) 1995-12-22 1999-06-01 International Business Machines Corporation Circuits with dynamically biased active loads
GB9707349D0 (en) 1997-04-11 1997-05-28 Univ Waterloo A dynamic current mode logic family
US5856757A (en) * 1997-06-11 1999-01-05 Philips Electronics North America Corporation gm-C cell with two stage common mode control and current boost
US5977800A (en) 1997-10-20 1999-11-02 Vlsi Technology, Inc. Differential MOS current-mode logic circuit having high gain and fast speed
US6366140B1 (en) 1999-07-01 2002-04-02 Vitesse Semiconductor Corporation High bandwidth clock buffer
JP2001339259A (ja) * 2000-05-30 2001-12-07 Oki Electric Ind Co Ltd 差動増幅回路及び半導体集積回路装置
US6353338B1 (en) 2000-09-28 2002-03-05 Lsi Logic Corporation Reduced-swing differential output buffer with idle function
US6677784B2 (en) 2000-12-28 2004-01-13 International Business Machines Corporation Low voltage bipolar logic and gate device
JP3714223B2 (ja) * 2001-10-16 2005-11-09 株式会社デンソー 増幅回路および波形整形回路
US6762624B2 (en) 2002-09-03 2004-07-13 Agilent Technologies, Inc. Current mode logic family with bias current compensation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4806796A (en) * 1988-03-28 1989-02-21 Motorola, Inc. Active load for emitter coupled logic gate
US4868423A (en) 1988-05-02 1989-09-19 Motorola, Inc. Current mode logic gate
KR940008254A (ko) * 1992-09-29 1994-04-29 빈센트 비. 인그라시아 전원 종속 입력 버퍼
KR20020014670A (ko) * 2000-06-27 2002-02-25 야마자끼 순페이 레벨 시프터

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9425743B2 (en) 2014-07-07 2016-08-23 Electronics And Telecommunications Research Instit Buffer amplifier and trans-impedance amplifier including the same

Also Published As

Publication number Publication date
JP2006042349A (ja) 2006-02-09
US7355451B2 (en) 2008-04-08
TW200629726A (en) 2006-08-16
TWI434512B (zh) 2014-04-11
KR20060092833A (ko) 2006-08-23
US20060017468A1 (en) 2006-01-26

Similar Documents

Publication Publication Date Title
US6686772B2 (en) Voltage mode differential driver and method
US6900663B1 (en) Low voltage differential signal driver circuit and method
KR101965788B1 (ko) 단일 종단형 구성가능한 다중 모드 드라이버
US7560957B2 (en) High-speed CML circuit design
US10496591B2 (en) Converting a mode controlling differential signal in a drive circuit and a driving method
JP5502469B2 (ja) 多用途でコンパクトなｄｃ結合ｃｍｌバッファ
EP2112727A1 (en) DC coupled driver with active termination
US7999523B1 (en) Driver with improved power supply rejection
KR101121460B1 (ko) Ｃｍｌ 버퍼들용 공통－모드 시프팅 회로
US7598779B1 (en) Dual-mode LVDS/CML transmitter methods and apparatus
US5635859A (en) Level converting circuit
US6696852B1 (en) Low-voltage differential I/O device
US8441281B2 (en) Current-mode logic buffer with enhanced output swing
US6320422B1 (en) Complementary source coupled logic
US6931040B2 (en) System and method for using an output transformer for laser diode drivers
US7471110B2 (en) Current mode interface for off-chip high speed communication
JP4237402B2 (ja) 対称送信ライン駆動用出力バッファ
US20090154591A1 (en) High-speed serial data signal transmitter driver circuitry
US6509765B1 (en) Selectable resistor and/or driver for an integrated circuit with a linear resistance
US20080136465A1 (en) Semiconductor integrated circuit
JPH08125457A (ja) 電圧信号線ドライバ
EP1137184A1 (en) Voltage level shifting circuit
JP3470797B2 (ja) バッファ回路
US20010024137A1 (en) Driver circuit
JPH07153908A (ja) 半導体集積回路

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20150223

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20150223