KR100936078B1 - Electronic member and manufacturing method of PCB using thereof - Google Patents

Electronic member and manufacturing method of PCB using thereof Download PDF

Info

Publication number
KR100936078B1
KR100936078B1 KR1020070114878A KR20070114878A KR100936078B1 KR 100936078 B1 KR100936078 B1 KR 100936078B1 KR 1020070114878 A KR1020070114878 A KR 1020070114878A KR 20070114878 A KR20070114878 A KR 20070114878A KR 100936078 B1 KR100936078 B1 KR 100936078B1
Authority
KR
South Korea
Prior art keywords
intaglio
layer
plating
insulating layer
protrusion
Prior art date
Application number
KR1020070114878A
Other languages
Korean (ko)
Other versions
KR20090048821A (en
Inventor
박동진
조정우
김승철
류창섭
Original Assignee
삼성전기주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전기주식회사 filed Critical 삼성전기주식회사
Priority to KR1020070114878A priority Critical patent/KR100936078B1/en
Priority to US12/081,864 priority patent/US20090120660A1/en
Priority to JP2008112504A priority patent/JP2009124098A/en
Publication of KR20090048821A publication Critical patent/KR20090048821A/en
Application granted granted Critical
Publication of KR100936078B1 publication Critical patent/KR100936078B1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/04—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching
    • H05K3/045—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching by making a conductive layer having a relief pattern, followed by abrading of the raised portions
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/107—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0376—Flush conductors, i.e. flush with the surface of the printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09036—Recesses or grooves in insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09045—Locally raised area or protrusion of insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703—Plating
    • H05K2203/0723—Electroplating, e.g. finish plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
    • H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Abstract

전기부재 및 이를 이용한 인쇄회로기판의 제조방법이 개시된다. (a) 절연층에 돌기가 형성된 음각을 형성하는 단계, (b) 상기 음각에 시드층을 적층하는 단계, (c) 상기 시드층에 전해도금으로 도금층을 형성하는 단계, 및 (d) 상기 절연층이 노출되도록 상기 도금층의 일부를 제거함으로써 상기 음각에 상기 도금층이 채워진 회로패턴을 형성하는 단계를 포함하는 인쇄회로기판의 제조방법이 제공된다.An electrical member and a method of manufacturing a printed circuit board using the same are disclosed. (a) forming an intaglio with a projection on the insulating layer, (b) laminating a seed layer on the intaglio, (c) forming a plating layer on the seed layer by electroplating, and (d) the insulation A method of manufacturing a printed circuit board is provided, which includes forming a circuit pattern filled with the plating layer in the intaglio by removing a portion of the plating layer to expose a layer.

음각, 도금층, 회로패턴, 돌기 Engraving, Plating Layer, Circuit Pattern, Projection

Description

전기부재 및 이를 이용한 인쇄회로기판의 제조방법{electronic member and manufacturing method of PCB using thereof}Electrical member and manufacturing method of printed circuit board using same

본 발명은 전기부재 및 이를 이용한 인쇄회로기판의 제조방법에 관한 것이다.The present invention relates to an electrical member and a method of manufacturing a printed circuit board using the same.

전자부품의 발달로 인해 인쇄회로기판의 고밀도화를 위한 미세회로 배선이 적용되고 있으나 이에 따른 부작용으로서 금속회로선과 절연체 사이에 밀착력이 작어져서 회로선이 절연체로부터 박리되는 등의 문제가 일어나고 있다. 이를 개선하기 위하여 절연체에 음각을 가공한 후 도금을 하여 금속을 채워놓는 방식이 개발되고 있다. Due to the development of electronic components, fine circuit wiring has been applied to increase the density of printed circuit boards. However, as a side effect, the adhesion between the metal circuit lines and the insulators is reduced and the circuit lines are separated from the insulators. In order to improve this, a method of engraving metal after intaglio insulators has been developed.

좁은 폭을 가지는 음각에 금속을 도금하여 채우는 것은 기존의 약품과 공정을 사용해도 큰 문제가 없으나 도 1과 같이 넓은 폭을 가지는 경우에는 기존 기술로 좁은 음각 만큼의 균일한 도금두께를 얻기가 곤란하여 별도의 평탄화 공정이 없이는 무결함의 넓은 회로패턴(112)을 얻기가 힘들다. 도 1의 오른쪽 그림과 같이, 도금된 회로패턴(112)이 에칭공정을 거치면 음각내부 일부 드러나는 문제가 있었다. Filling the metal with a narrow width by filling the metal is not a big problem even if the existing chemicals and processes are used. However, when the metal has a wide width as shown in FIG. Without a separate planarization process, it is difficult to obtain a wide circuit pattern 112 without defects. As shown in the right figure of FIG. 1, when the plated circuit pattern 112 undergoes an etching process, a portion of the intaglio is exposed.

넓은 음각을 분할하여 작은 음각들로 만들 경우에는 이들의 도금두께를 좁은 음각 수준으로 얻는 것이 가능하지만 전력이나 그라운드(ground)로서의 신호전달, 노이즈 차단, 방열 특성 등이 약화된다. 따라서, 전력이나 그라운드로서의 특성에 문제가 되지 않으면서 별도의 평탄화공정이 필요하지 않은 구조가 필요하다. In the case of dividing a wide intaglio into small intaglios, it is possible to obtain their plating thickness at a narrow intaglio level, but the power transmission and signal transmission as ground, noise blocking, and heat dissipation characteristics are weakened. Therefore, there is a need for a structure in which a separate planarization step is not necessary without causing problems to power or ground characteristics.

본 발명은 넓은 폭의 음각을 균일한 두께로 도금할 수 있는 방법 및이 방법에 사용되는 전기재료를 제공하고자 한다.The present invention seeks to provide a method capable of plating a wide intaglio with a uniform thickness and an electrical material used in the method.

본 발명의 일 측면에 따르면, (a) 절연층에 돌기가 형성된 음각을 형성하는 단계, (b) 상기 음각에 시드층을 적층하는 단계, (c) 상기 시드층에 전해도금으로 도금층을 형성하는 단계, 및 (d) 상기 절연층이 노출되도록 상기 도금층의 일부를 제거함으로써 상기 음각에 상기 도금층이 채워진 회로패턴을 형성하는 단계를 포함하는 인쇄회로기판의 제조방법이 제공된다. According to an aspect of the present invention, (a) forming an intaglio having a projection on the insulating layer, (b) laminating a seed layer on the intaglio, (c) forming a plating layer by electroplating on the seed layer And (d) forming a circuit pattern filled with the plating layer at the intaglio by removing a portion of the plating layer to expose the insulating layer.

상기 돌기는 상기 절연층 표면의 높이 이하로 돌출된 것이 좋다.The protrusion may protrude below the height of the surface of the insulating layer.

본 발명의 다른 측면은, 음각이 형성된 절연층과, 상기 음각 내부에 돌출된 돌기를 포함하는 전기부재가 제공된다.Another aspect of the present invention is provided with an electrical member including an insulated insulating layer and a protrusion protruding inside the intaglio.

상기 돌기는 상기 절연층의 표면 이하의 높이인 것이 좋다. 또한, 상기 돌기는 복수로 이루질 수 있다. 또한, 상기 복수의 돌기는 높이가 다를 수 있다.It is preferable that the said projection is a height below the surface of the said insulating layer. In addition, the protrusion may be made in plurality. In addition, the plurality of protrusions may be different in height.

이상의 과제 해결 수단과 같이, 넓은 음각에 돌기를 형성함으로써, 넓은 음각을 다수의 좁은 음각으로 공간을 분할하는 효과가 있고, 이로 인해 음각 전체를 균일하게 도금할 수 있어 신뢰성 있는 회로패턴을 형성할 수 있다.As with the above-mentioned problem solving means, by forming projections in a wide intaglio, it is effective to divide a wide intaglio into a plurality of narrow intaglios, and thus, the entire intaglio can be uniformly plated to form a reliable circuit pattern. have.

이하에서는, 첨부된 도면을 참조하여 본 발명에 따른 전기부재 및 이를 이용한 인쇄회로기판의 제조방법의 실시예에 대하여 보다 상세하게 설명하도록 하며, 첨부 도면을 참조하여 설명함에 있어 도면 부호에 상관없이 동일하거나 대응하는 구성 요소는 동일한 참조번호를 부여하고 이에 대한 중복되는 설명은 생략하기로 한다.Hereinafter, with reference to the accompanying drawings to be described in more detail with respect to an embodiment of the electrical member and a method of manufacturing a printed circuit board using the same according to the present invention, in the description with reference to the accompanying drawings the same regardless of the reference numerals. Or corresponding elements will be given the same reference numerals and redundant description thereof will be omitted.

도 2은 본 발명의 제1 실시예에 따른 인쇄회로기판의 제조방법의 순서도이며, 도 3내지 도 7은 본 발명의 제1 실시예에 따른 인쇄회로기판의 제조 공정도이다. 도 3내지 도 5는 사시도이며, 도 6, 7은 단면도이다. 도 3 내지 도 7을 참조하면, 절연층(11), 음각(12), 돌기(13), 시드층(14), 도금층(15), 회로패턴(16)이 도 시되어 있다.2 is a flow chart of a method of manufacturing a printed circuit board according to the first embodiment of the present invention, Figures 3 to 7 is a manufacturing process of the printed circuit board according to the first embodiment of the present invention. 3 to 5 are perspective views, and FIGS. 6 and 7 are sectional views. 3 to 7, an insulating layer 11, an intaglio 12, a protrusion 13, a seed layer 14, a plating layer 15, and a circuit pattern 16 are illustrated.

S11은 절연층에 돌기가 형성된 음각을 형성하는 단계로서, 도 3, 4은 이에 상응하는 공정이다. 절연층(11)은 프리프레그와 같은 비전도성 전기 재료가 사용된다.S11 is a step of forming an intaglio having protrusions on the insulating layer, and FIGS. 3 and 4 are corresponding processes. The insulating layer 11 is made of a nonconductive electrical material such as prepreg.

본 단계의 음각(12)은 절연층(11)에 레이져를 조사하는 방법으로 이루어질 수 있다. 한편, 음각(12)을 형성할 때, 음각 내부의 일부 영역은 제거하지 않음으로써 도 4와 같이 돌기(13)를 형성할 수 있다. 돌기(13)는 이후의 도금공정에서 넓은 음각(12)의 전영역에 일정한 두께로 도금층이 확보되도록 한다. The intaglio 12 of this step may be made by irradiating a laser on the insulating layer 11. Meanwhile, when forming the intaglio 12, the protrusion 13 may be formed as shown in FIG. 4 by not removing some regions inside the intaglio. The projection 13 allows the plating layer to be secured to a predetermined thickness in the entire area of the wide intaglio 12 in a subsequent plating process.

돌기(13)는 절연층(11)의 표면 높이 이하로 유지하는 것이 좋다. 돌기(13)가 회로패턴(16)이 형성된 이후에도 표면에 노출된다면 전기 흐름성이 좋지 않을 수도 있기 때문이다. 절연층(11)이 평탄하다면 음각(12)과 돌기(13)는 절연층(11)의 제거공정으로 이루어지기 때문에, 돌기(13)는 절연층(11)의 표면 높이보다 높을 수 없다. It is preferable to keep the projection 13 below the surface height of the insulating layer 11. This is because the electrical flow may not be good if the projection 13 is exposed to the surface even after the circuit pattern 16 is formed. If the insulating layer 11 is flat, the intaglio 12 and the projection 13 are formed by removing the insulating layer 11, so that the projection 13 cannot be higher than the surface height of the insulating layer 11.

S12는 상기 음각에 시드층을 적층하는 단계로서, 도 5는 이에 상응하는 공정이다. 본 단계의 시드층(14)은 후에 전해도금으로 도금층(15)을 형성하기 용이하도록 한다.S12 is a step of stacking the seed layer in the intaglio, Figure 5 is a corresponding process. The seed layer 14 in this step is to facilitate the formation of the plating layer 15 by electroplating later.

시드층(14)은 무전해 도금으로 형성되기 때문에 사실상 음각(12)뿐만 아니라 노출된 절연층(11)의 모든 표면에 형성되는 것이 일반적이다. 시드층(14)은 돌 기(13)의 표면에도 모두 적층된다.Since the seed layer 14 is formed by electroless plating, it is generally formed on virtually all surfaces of the exposed insulating layer 11 as well as the intaglio 12. The seed layer 14 is all laminated on the surface of the protrusion 13.

S13은 상기 시드층에 전해도금으로 도금층을 형성하는 단계로서, 도 6은 이에 상응하는 단면도이다. 전해조에 절연층(11)을 넣으면, 전해도금이 시작된다. 시드층(13)이 형성된 부분에는 도금층(15)이 형성된다. 이러한 필(fill)도금을 원만히 진행하기 위해서는 도금공정에서 전해조에 광택제를 혼합한다. 광택제는 도금속도를 상승시킨다. S13 is a step of forming a plating layer by electroplating on the seed layer, Figure 6 is a corresponding cross-sectional view. When the insulating layer 11 is put in an electrolytic cell, electroplating starts. The plating layer 15 is formed at the portion where the seed layer 13 is formed. In order to smoothly perform such fill plating, a polishing agent is mixed in the electrolytic cell in the plating process. Polishing agents increase the plating speed.

한편, 전체적으로 폭이 넓은 음각(12)의 경우도 돌기(13)에 의해서 돌기(13)와 음각(12)의 사이는 폭은 좁은 음각과 유사한 상황이 된다. 그 결과 전체적으로 고른 도금이 이루어지게 된다. On the other hand, in the case of the intaglio 12 having a wide width as a whole, the projection 13 is similar to the intaglio where the width is narrow between the protrusion 13 and the intaglio 12. The result is an even plating throughout.

도 1과 같이 넓은 음각의 경우 음각의 중심부는 도금층의 높이가 낮은 것을 알 수 있었다. 그러나, 본 실시예의 경우 돌기(13)에 의해서 절연층(11)의 표면 위로 도금층(15)을 쉽게 형성할 수 있음을 볼 수 있다.In the case of a wide intaglio as shown in Figure 1 it was found that the center of the intaglio is low in the plating layer. However, in the present embodiment, it can be seen that the plating layer 15 can be easily formed on the surface of the insulating layer 11 by the projections 13.

S14는 상기 절연층이 노출되도록 상기 도금층의 일부를 제거함으로써 상기 음각에 상기 도금층이 채워진 회로패턴을 형성하는 단계로서, 도 7은 이에 상응하는 공정의 단면도이다.S14 is a step of forming a circuit pattern filled with the plating layer in the intaglio by removing a portion of the plating layer to expose the insulating layer, and FIG. 7 is a cross-sectional view of a corresponding process.

기계적인 연마나, 화학적 에칭 공정 등을 진행함으로써, 도 6의 도금층(13)의 일부를 제거한다. 도금층(13)의 표면부터 제거되면 절연층(11)의 표면이 노출되기 시작한다. 음각(12)이 형성되지 않은 절연층(11)의 표면을 모두 노출시키면 도 금층(15)은 음각(12)의 내부에만 남게 되는데, 이렇게 되면 이 도금층(15)은 도 7과 같이 회로패턴(16)이 된다. 도 7의 단면도에서는 회로패턴(16)이 돌기(13)에 의해서 단락된 것으로 보이나, 도 4와 같이 돌기(13)는 섬(island)의 형태이기 때문에 전체적인 회로패턴(16)은 횡으로 단락되지 않게 된다.A part of the plating layer 13 of FIG. 6 is removed by performing mechanical polishing, a chemical etching process, or the like. When the surface of the plating layer 13 is removed from the surface of the insulating layer 11 begins to be exposed. When all surfaces of the insulating layer 11 where the intaglio 12 is not formed are exposed, the plating layer 15 remains only inside the intaglio 12. In this case, the plating layer 15 is formed as shown in FIG. 7. 16). In the cross-sectional view of FIG. 7, the circuit pattern 16 is short-circuited by the protrusions 13. However, as shown in FIG. 4, since the protrusions 13 are in the form of islands, the entire circuit pattern 16 is not shorted laterally. Will not.

이와 같이, 돌기(13)를 음각(12) 내부에 형성한 후 도금공정을 진행함으로써, 넓은 폭의 음각(12)이 돌기(13)에 의해서 좁은 음각으로 분할된다. 따라서, 짧은 시간에 음각(12)의 내부를 도금층(15)으로 채울 수 있으며, 균일한 두께의 도금이 가능하다. 결과적으로 도금 공정 비용을 줄일 수 있으며, 회로패턴(16)의 신뢰도도 높힐 수 있게 된다. Thus, by forming the projection 13 inside the intaglio 12 and proceeding the plating process, the wide intaglio 12 is divided into a narrow intaglio by the projection 13. Therefore, the inside of the intaglio 12 may be filled with the plating layer 15 in a short time, and plating of uniform thickness is possible. As a result, the plating process cost can be reduced, and the reliability of the circuit pattern 16 can be increased.

도 8은 본 발명의 제2 실시예에 전기재료 부재의 단면도이다. 도 8을 참조하면, 절연층(21), 음각(22), 돌기(23), 전기부재(20)가 도시되어 있다. 본 실시예의 전기부재(20)는 인쇄회로기판을 제조할 때 사용될 수 잇는 자재이다.Fig. 8 is a sectional view of an electrical material member in a second embodiment of the present invention. Referring to FIG. 8, an insulating layer 21, an intaglio 22, a protrusion 23, and an electrical member 20 are illustrated. The electrical member 20 of this embodiment is a material that can be used when manufacturing a printed circuit board.

도 8은 본 실시예의 전기부재(20)의 단면도이다. 본 실시예의 전기부재(20)는 사시도로 표현한다면 도 4와 같이 음각(12)에 돌기(13)가 형성된 형태이다. 본 실시예의 전기부재(20)는 음각(22)에 다양한 크기의 돌기(23)가 형성되어 있다.8 is a cross-sectional view of the electrical member 20 of this embodiment. If the electrical member 20 of the present embodiment is expressed in a perspective view, the projection 13 is formed in the intaglio 12 as shown in FIG. In the electrical member 20 of the present embodiment, protrusions 23 having various sizes are formed on the intaglio 22.

전기부재(20)의 음각(22)은 후에 도금으로 회로패턴이 될 부분이다. 돌기(23)는 제1 실시예에서 설명한 바와 같이, 도금을 용이하게 하고, 넓은 폭의 음각(22)의 전 영역을 균일하게 도금하도록 한다. 돌기(23)는 다양한 크기로 돌출될 수 있다. 이때, 절연층(21)의 외부로 돌기(23)가 돌출되지 않도록 하는 것이 좋다. 돌기(23)의 높이가 낮을 경우, 도금후 형성된 회로패턴의 저항을 낮출 수가 있는 장점이 있다. 돌기(23)의 높이가 높을 경우에는 음각(22)의 폭이 넓더라도 균일하게 도금되도록 하는 장점이 있다. 돌기(23)는 복수로 이루어질 수 있으며, 또한 높이를 달리할 수도 있다. The intaglio 22 of the electrical member 20 is a portion which will later be a circuit pattern by plating. As described in the first embodiment, the protrusions 23 facilitate the plating and uniformly plate the entire area of the wide intaglio 22. The protrusion 23 may protrude in various sizes. At this time, it is preferable that the protrusion 23 does not protrude to the outside of the insulating layer 21. When the height of the protrusion 23 is low, there is an advantage that can lower the resistance of the circuit pattern formed after plating. When the height of the protrusion 23 is high, there is an advantage to uniformly plated even if the width of the intaglio 22 is wide. The protrusion 23 may be formed in plural, and may also vary in height.

상기에서는 본 발명의 바람직한 실시예에 대해 설명하였지만, 해당기술 분야에서 통상의 지식을 가진 자라면 하기의 특허청구범위에 기재된 본 발명의 사상 및 영역으로부터 벗어나지 않는 범위 내에서 본 발명을 다양하게 수정 및 변경시킬 수 있음을 이해할 수 있을 것이다.Although the preferred embodiments of the present invention have been described above, those skilled in the art may variously modify and modify the present invention without departing from the spirit and scope of the present invention as set forth in the claims below. It will be appreciated that it can be changed.

도 1은 종래기술에 따른 인쇄회로기판의 단면도.1 is a cross-sectional view of a printed circuit board according to the prior art.

도 2은 본 발명의 제1 실시예에 따른 인쇄회로기판의 제조방법의 순서도.2 is a flow chart of a method of manufacturing a printed circuit board according to the first embodiment of the present invention.

도 3내지 도 7은 본 발명의 제1 실시예에 따른 인쇄회로기판의 제조 공정도. 3 to 7 are manufacturing process diagrams of a printed circuit board according to the first embodiment of the present invention.

도 8은 본 발명의 제2 실시예에 전기재료 부재의 단면도8 is a cross-sectional view of an electrical material member in a second embodiment of the present invention.

<도면의 주요부분에 대한 부호의 설명><Description of the symbols for the main parts of the drawings>

절연층(11) 음각(12)Insulation Layer (11) Engraving (12)

돌기(13) 시드층(14)Protrusions (13) Seed Layers (14)

도금층(15) 회로패턴(16)Plating Layer (15) Circuit Pattern (16)

Claims (6)

(a) 절연층에 섬(island)형태의 돌기를 포함하는 음각을 형성하는 단계;(a) forming an intaglio including an island-like protrusion in the insulating layer; (b) 상기 음각에 시드층을 적층하는 단계; (b) depositing a seed layer at the intaglio; (c) 상기 시드층에 전해도금으로 도금층을 형성하는 단계; 및(c) forming a plating layer on the seed layer by electroplating; And (d) 상기 절연층이 노출되도록 상기 도금층의 일부를 제거함으로써 상기 음각에 상기 도금층이 채워진 회로패턴을 형성하는 단계를 포함하는 인쇄회로기판의 제조방법. (d) forming a circuit pattern in which the plating layer is filled in the intaglio by removing a portion of the plating layer to expose the insulating layer. 제1항에 있어서,The method of claim 1, 상기 돌기는 상기 절연층 표면의 높이 이하로 돌출된 것을 특징으로 하는 인쇄회로기판의 제조방법.The protrusion is a method of manufacturing a printed circuit board, characterized in that protruding below the height of the surface of the insulating layer. 음각이 형성된 절연층과;An insulated layer; 상기 음각 내부에 섬(island)형태로 돌출된 돌기를 포함하는 전기부재.An electrical member including a protrusion protruding in the form of an island (island) inside the intaglio. 제3항에 있어서,The method of claim 3, 상기 돌기는 상기 절연층의 표면 이하의 높이인 것을 특징으로 하는 전기부재. And the protrusion is a height below the surface of the insulating layer. 제4항에 있어서,The method of claim 4, wherein 상기 돌기는 복수로 이루어지는 것을 특징으로 하는 전기부재.The projection is characterized in that the electrical member made of a plurality. 제5항에 있어서,The method of claim 5, 상기 복수의 돌기는 높이가 다른 것을 특징으로 하는 전기부재.The plurality of protrusions of the electrical member, characterized in that the height is different.
KR1020070114878A 2007-11-12 2007-11-12 Electronic member and manufacturing method of PCB using thereof KR100936078B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020070114878A KR100936078B1 (en) 2007-11-12 2007-11-12 Electronic member and manufacturing method of PCB using thereof
US12/081,864 US20090120660A1 (en) 2007-11-12 2008-04-22 Electrical member and method of manufacturing a printed circuit board using the same
JP2008112504A JP2009124098A (en) 2007-11-12 2008-04-23 Electric member and method for manufacturing printed circuit board using it

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020070114878A KR100936078B1 (en) 2007-11-12 2007-11-12 Electronic member and manufacturing method of PCB using thereof

Publications (2)

Publication Number Publication Date
KR20090048821A KR20090048821A (en) 2009-05-15
KR100936078B1 true KR100936078B1 (en) 2010-01-12

Family

ID=40622636

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020070114878A KR100936078B1 (en) 2007-11-12 2007-11-12 Electronic member and manufacturing method of PCB using thereof

Country Status (3)

Country Link
US (1) US20090120660A1 (en)
JP (1) JP2009124098A (en)
KR (1) KR100936078B1 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012156498A (en) * 2011-01-07 2012-08-16 Fujikura Ltd Wiring board, mold, and manufacturing method of wiring board
JP5892157B2 (en) * 2011-03-25 2016-03-23 住友ベークライト株式会社 Printed circuit board, method for manufacturing printed circuit board, and semiconductor device
KR101797651B1 (en) * 2011-06-15 2017-11-15 미래나노텍(주) Wired electrode of touch screen panel and touch screen panel with the wired electrode
TWI567759B (en) 2013-12-27 2017-01-21 Ｌｇ化學股份有限公司 Conductive film and method for preparing the same
US9380700B2 (en) 2014-05-19 2016-06-28 Sierra Circuits, Inc. Method for forming traces of a printed circuit board
US10573610B2 (en) 2014-05-19 2020-02-25 Catlam, Llc Method for wafer level packaging
US9631279B2 (en) * 2014-05-19 2017-04-25 Sierra Circuits, Inc. Methods for forming embedded traces
US9706667B2 (en) 2014-05-19 2017-07-11 Sierra Circuits, Inc. Via in a printed circuit board
US9398703B2 (en) 2014-05-19 2016-07-19 Sierra Circuits, Inc. Via in a printed circuit board
US10849233B2 (en) 2017-07-10 2020-11-24 Catlam, Llc Process for forming traces on a catalytic laminate
US9706650B1 (en) 2016-08-18 2017-07-11 Sierra Circuits, Inc. Catalytic laminate apparatus and method
US9922951B1 (en) 2016-11-12 2018-03-20 Sierra Circuits, Inc. Integrated circuit wafer integration with catalytic laminate or adhesive
US10349520B2 (en) 2017-06-28 2019-07-09 Catlam, Llc Multi-layer circuit board using interposer layer and conductive paste
US10765012B2 (en) 2017-07-10 2020-09-01 Catlam, Llc Process for printed circuit boards using backing foil
US10827624B2 (en) * 2018-03-05 2020-11-03 Catlam, Llc Catalytic laminate with conductive traces formed during lamination
KR102591926B1 (en) 2019-07-31 2023-10-19 셰난 서키츠 씨오., 엘티디. Circuit board and its manufacturing method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11186698A (en) 1997-12-18 1999-07-09 Matsushita Electric Ind Co Ltd Manufacture of circuit board, and circuit board
KR100688869B1 (en) * 2005-07-22 2007-03-02 삼성전기주식회사 Method for fabricating printed circuit board using imprint process
KR100761706B1 (en) 2006-09-06 2007-09-28 삼성전기주식회사 Fabrication method for printed circuit board

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10000090A1 (en) * 2000-01-04 2001-08-30 Elfo Ag Sachseln Sachseln Electrical connecting element production method has embossed substrate provided with selectively etched conductive galvanic coating
US20040060728A1 (en) * 2001-01-04 2004-04-01 Philippe Steiert Method for producing electroconductive structures
JP4792353B2 (en) * 2005-09-15 2011-10-12 富士フイルム株式会社 Wiring board manufacturing method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11186698A (en) 1997-12-18 1999-07-09 Matsushita Electric Ind Co Ltd Manufacture of circuit board, and circuit board
KR100688869B1 (en) * 2005-07-22 2007-03-02 삼성전기주식회사 Method for fabricating printed circuit board using imprint process
KR100761706B1 (en) 2006-09-06 2007-09-28 삼성전기주식회사 Fabrication method for printed circuit board

Also Published As

Publication number Publication date
JP2009124098A (en) 2009-06-04
US20090120660A1 (en) 2009-05-14
KR20090048821A (en) 2009-05-15

Similar Documents

Publication Publication Date Title
KR100936078B1 (en) Electronic member and manufacturing method of PCB using thereof
KR100688701B1 (en) Manufacturing method of printed circuit board with landless via hole
US7363706B2 (en) Method of manufacturing a multilayer printed wiring board
KR100990546B1 (en) A printed circuit board comprising a plating-pattern buried in via and a method of manufacturing the same
US20080225501A1 (en) Printed circuit board and manufacturing method thereof
KR102078009B1 (en) Printed circuit board and manufacturing method of the same
KR101382811B1 (en) The printed circuit board and the method for manufacturing the same
KR100965341B1 (en) Method of Fabricating Printed Circuit Board
US6946737B2 (en) Robust interlocking via
KR101987367B1 (en) The printed circuit board and the method for manufacturing the same
US8074352B2 (en) Method of manufacturing printed circuit board
CN109757041B (en) Process implementation method for selective vertical routing of hole wall
KR101987378B1 (en) Method of manufacturing printed circuit board
KR101715941B1 (en) The method for manufacturing the printed circuit board
KR100916649B1 (en) Manufacturing method of PCB
JP4227967B2 (en) Substrate and electronic component manufacturing method
CN110381675B (en) Circuit board structure and manufacturing method thereof
JP2010262954A (en) Method for manufacturing wiring board
KR100813441B1 (en) Method of fabricating a printed circuit board having a fine line spacing pitch
KR100916647B1 (en) Manufacturing method of PCB
KR101283164B1 (en) The printed circuit board and the method for manufacturing the same
KR100349122B1 (en) Method of formation and it&#39;s plugged via hole in build up pcb
CN114173479A (en) Circuit board and manufacturing method thereof
JP2015142061A (en) Printed wiring board having fine via holes and manufacturing method thereof
KR101231362B1 (en) The printed circuit board and the method for manufacturing the same

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee