CN109757041B - Process implementation method for selective vertical routing of hole wall - Google Patents

Process implementation method for selective vertical routing of hole wall Download PDF

Info

Publication number
CN109757041B
CN109757041B CN201711086606.1A CN201711086606A CN109757041B CN 109757041 B CN109757041 B CN 109757041B CN 201711086606 A CN201711086606 A CN 201711086606A CN 109757041 B CN109757041 B CN 109757041B
Authority
CN
China
Prior art keywords
hole
circuit board
board substrate
holes
slot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711086606.1A
Other languages
Chinese (zh)
Other versions
CN109757041A (en
Inventor
曹磊磊
黄云钟
王成立
唐耀
徐小华
符春林
孙军
陈显任
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Founder Holdings Development Co ltd
Chongqing Founder Hi Tech Electronic Co Ltd
Original Assignee
Chongqing Founder Hi Tech Electronic Co Ltd
Peking University Founder Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chongqing Founder Hi Tech Electronic Co Ltd, Peking University Founder Group Co Ltd filed Critical Chongqing Founder Hi Tech Electronic Co Ltd
Priority to CN201711086606.1A priority Critical patent/CN109757041B/en
Publication of CN109757041A publication Critical patent/CN109757041A/en
Application granted granted Critical
Publication of CN109757041B publication Critical patent/CN109757041B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

本发明提供一种孔壁选择性垂直走线的工艺实现方法,包括:在待设置垂直走线的电路板基板上开设槽孔;采用防镀材料填充所述槽孔;按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞,所述孔洞与所述槽孔边缘相交;对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线。通过本发明提供的方法,在实现电路板基板高密度布线的同时,还可以降低信号过孔时的受到的影响。

Figure 201711086606

The present invention provides a method for realizing selective vertical wiring on a hole wall, comprising: opening a slot hole on a circuit board substrate on which vertical wiring is to be arranged; filling the slot hole with anti-plating material; According to the size of the hole, a hole is opened on the circuit board substrate, and the hole intersects the edge of the slot hole; the circuit board substrate with the slot hole and the hole is electroplated, and the side wall of the hole is plated. A vertical trace with an arc-shaped cross-section is formed. Through the method provided by the present invention, while realizing high-density wiring of the circuit board substrate, the influence of the signal via hole can also be reduced.

Figure 201711086606

Description

孔壁选择性垂直走线的工艺实现方法Process realization method for selective vertical routing of hole wall

技术领域technical field

本发明涉及电路板制作技术领域,尤其涉及一种孔壁选择性垂直走线的工艺实现方法。The invention relates to the technical field of circuit board fabrication, in particular to a process realization method for selective vertical wiring of hole walls.

背景技术Background technique

随着印制电路板高密度化的发展,电路板层数越来越高、线宽越来越细、线路越来越密集,特别是对于焊球阵列封装(英文:Ball Grid Array,简称:BGA)区域,按目前的工艺实现方法难以满足下一代印制电路板的高密度布线需求。With the development of high-density printed circuit boards, the number of circuit boards is getting higher and higher, the line width is getting thinner, and the lines are getting denser, especially for the solder ball array package (English: Ball Grid Array, referred to as: BGA) area, it is difficult to meet the high-density wiring requirements of next-generation printed circuit boards according to the current process implementation method.

当前印制电路板的BGA区域或密集线路区域,是通过孔金属化来连接不同信号层,一个孔通过电镀形成一条管状垂直走线,该垂直走线的线宽由孔径的大小决定(线宽约为孔径的3.14倍)。In the BGA area or dense circuit area of the current printed circuit board, different signal layers are connected through hole metallization. A hole is electroplated to form a tubular vertical trace, and the line width of the vertical trace is determined by the size of the aperture (line width). about 3.14 times the aperture).

但是随着电子产品的飞速发展,目前对印制电路板的轻薄短小的要求越来越高,设计密集线路就需要更小的孔径,这一方面对现有的钻孔的技术难度提出挑战,另一方面在细小的孔中电镀效果也大打折扣,容易产生断路,因此,受到钻孔和电镀的极限能力影响,基于现有技术无法进行高密度布线设计。However, with the rapid development of electronic products, the requirements for printed circuit boards to be light, thin and short are getting higher and higher, and the design of dense circuits requires smaller apertures, which challenges the technical difficulty of existing drilling. On the other hand, the effect of electroplating in small holes is also greatly reduced, and it is easy to generate open circuits. Therefore, due to the limit ability of drilling and electroplating, high-density wiring design cannot be carried out based on the existing technology.

发明内容SUMMARY OF THE INVENTION

本发明提供一种孔壁选择性垂直走线的工艺实现方法,用于在实现电路板基板的高密度布线的同时,降低信号过孔时受到的影响。The invention provides a process realization method for selective vertical wiring of hole walls, which is used to reduce the influence of signal via holes while realizing high-density wiring of circuit board substrates.

本发明的第一个方面是提供一种孔壁选择性垂直走线的工艺实现方法,包括:在待设置垂直走线的电路板基板上开设槽孔;采用防镀材料填充所述槽孔;按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞,所述孔洞与所述槽孔边缘相交;对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线。A first aspect of the present invention is to provide a process implementation method for selective vertical wiring on a hole wall, including: opening a slot hole on a circuit board substrate where vertical wiring is to be arranged; filling the slot hole with a plating resist material; According to the preset hole position and hole size, a hole is opened on the circuit board substrate, and the hole intersects with the edge of the slot hole; electroplating is performed on the circuit board substrate with the slot hole and the hole opened, and the The sidewall of the hole forms a vertical line with an arc-shaped cross section.

进一步地,所述对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线之后,还包括:按照预设的电路,在已形成垂直走线的电路板基板上制作外层电路,所述外层电路与所述垂直走线相连接。Further, performing electroplating treatment on the circuit board substrate on which the slot hole and the hole have been opened, after forming a vertical line with an arc-shaped cross section on the side wall of the hole, further comprising: according to a preset circuit , fabricating an outer layer circuit on the circuit board substrate on which the vertical wiring has been formed, and the outer layer circuit is connected with the vertical wiring.

进一步地,所述按照预设的电路,在已形成弧形垂直走线的电路板基板上制作外层电路之前,还包括:对完成电镀的所述电路板基板槽孔中的所述防镀材料进行退洗。Further, according to the preset circuit, before fabricating the outer layer circuit on the circuit board substrate on which the arc-shaped vertical traces have been formed, the method further includes: applying the anti-plating method in the slot hole of the circuit board substrate after electroplating is completed. The material is returned for washing.

进一步地,所述按照预设的电路,在已形成弧形垂直走线的电路板基板上制作外层电路之后,还包括:在槽孔内填充防焊油,并在所述外层电路上印防焊油。Further, according to the preset circuit, after the outer layer circuit is fabricated on the circuit board substrate on which the arc-shaped vertical wiring has been formed, the method further includes: filling the slot holes with solder resist oil, and applying the outer layer circuit on the outer layer circuit. Print solder mask oil.

进一步地,所述采用防镀材料填充所述槽孔,包括:将固化前的所述防镀材料注入所述槽孔;对所述槽孔内的所述防镀材料进行固化。Further, the filling of the slot hole with the anti-plating material includes: injecting the anti-plating material before curing into the slot hole; and curing the anti-plating material in the slot hole.

进一步地,所述防镀材料包括:具有抗电镀性质的油墨、树脂、石蜡、以及涂料中的一种或多种。Further, the anti-plating material includes: one or more of ink, resin, paraffin, and paint with anti-plating properties.

进一步地,所述采用防镀材料填充所述槽孔之后,还包括:去除所述槽孔周围多余的所述防镀材料。Further, after filling the slot hole with a plating resist material, the method further includes: removing the excess plating resist material around the slot hole.

进一步地,所述按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞,包括:获取预设的电路中孔洞位置和孔洞尺寸的参数;根据所述参数,按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞。Further, the opening of holes on the circuit board substrate according to the preset hole positions and hole sizes includes: obtaining preset parameters of the hole positions and hole sizes in the circuit; according to the parameters, according to the preset holes The position and the size of the holes provide holes on the circuit board substrate.

进一步地,所述在待设置垂直走线的电路板基板上开设槽孔,包括:通过叠孔钻法按照预设的比例在所述待设置垂直走线的电路板基板上开设槽孔,所述槽孔的长宽比例大于1:1.2。Further, the opening of the slot holes on the circuit board substrate where the vertical wiring is to be arranged includes: opening the slot holes on the circuit board substrate where the vertical wiring is to be arranged according to a preset ratio by the stack-hole drilling method, The length-width ratio of the slot hole is greater than 1:1.2.

所述电路板基板包括具有多层绝缘板和至少一层内布线层的层压基板。The circuit board substrate includes a laminate substrate having multiple insulating boards and at least one inner wiring layer.

本发明提供的孔壁选择性垂直走线的工艺实现方法,通过在待设置垂直走线的电路板基板上开设槽孔,并在槽孔中填充防镀材料,按照预设的空洞位置和孔洞尺寸在槽孔边缘开设多个孔洞,对已开设槽孔与孔洞的电路板基板进行电镀处理,在孔洞的侧壁形成截面呈弧形的垂直走线。从而能够在实现电路板基板高密度布线的同时,还可以降低信号过孔时的受到的影响。The present invention provides a method for realizing the selective vertical wiring of the hole wall. By opening a slot hole on the circuit board substrate where the vertical wiring is to be arranged, and filling the slot hole with anti-plating material, according to the preset hole positions and holes A plurality of holes are opened on the edge of the slot hole, and the circuit board substrate with the slot hole and the hole is electroplated, and a vertical line with an arc-shaped cross-section is formed on the side wall of the hole. Therefore, while realizing high-density wiring on the circuit board substrate, the influence on the signal via holes can also be reduced.

附图说明Description of drawings

为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to illustrate the embodiments of the present invention or the technical solutions in the prior art more clearly, the following briefly introduces the accompanying drawings that need to be used in the description of the embodiments or the prior art. Obviously, the drawings in the following description are For some embodiments of the present invention, for those of ordinary skill in the art, other drawings can also be obtained according to these drawings without creative efforts.

图1为本发明实施例一提供的孔壁选择性垂直走线的工艺实现方法的流程图;FIG. 1 is a flowchart of a process implementation method for selective vertical routing of hole walls according to Embodiment 1 of the present invention;

图2为本申请实施例二提供的孔壁选择性垂直走线的工艺实现方法的流程图;FIG. 2 is a flowchart of a process implementation method for selective vertical routing of hole walls provided in Embodiment 2 of the present application;

图3为本发明实施例二提供的开设槽孔后的电路板基板的结构示意图;FIG. 3 is a schematic structural diagram of a circuit board substrate provided with a slot hole provided in Embodiment 2 of the present invention;

图4为本发明实施例二提供的填充过抗镀油墨之后的电路板基板的结构示意图;4 is a schematic structural diagram of a circuit board substrate after being filled with over-plating resist ink according to Embodiment 2 of the present invention;

图5为本发明实施例二提供的开设孔洞之后的电路板基板的结构示意图;FIG. 5 is a schematic structural diagram of the circuit board substrate after opening the holes according to the second embodiment of the present invention;

图6为本发明实施例二提供的电镀之后的电路板基板的结构示意图;6 is a schematic structural diagram of a circuit board substrate after electroplating provided in Embodiment 2 of the present invention;

图7为本发明实施例二提供的退洗之后的电路板基板的结构示意图;7 is a schematic structural diagram of a circuit board substrate after backwashing provided in Embodiment 2 of the present invention;

图8为本发明实施例二提供的设置水平走线之后的电路板基板的结构示例图。FIG. 8 is a structural example diagram of a circuit board substrate after horizontal wirings are provided according to Embodiment 2 of the present invention.

具体实施方式Detailed ways

为使本发明实施例的目的、技术方案和优点更加清楚,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。In order to make the purposes, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments These are some embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.

为了方便说明,放大或者缩小了不同层和区域的尺寸,所以图中所示大小和比例并不一定代表实际尺寸,也不反映尺寸的比例关系。For the convenience of description, the sizes of different layers and regions are enlarged or reduced, so the sizes and ratios shown in the figures do not necessarily represent actual sizes, nor do they reflect the proportional relationship of sizes.

随着印制电路板高密度化的发展,电路板层数越来越高、线宽越来越细、线路越来越密集,特别是对于焊球阵列封装(英文:Ball Grid Array,简称:BGA)区域,按目前的工艺实现方法难以满足下一代印制电路板的高密度布线需求。With the development of high-density printed circuit boards, the number of circuit boards is getting higher and higher, the line width is getting thinner, and the lines are getting denser, especially for the solder ball array package (English: Ball Grid Array, referred to as: BGA) area, it is difficult to meet the high-density wiring requirements of next-generation printed circuit boards according to the current process implementation method.

当前印制电路板的BGA区域或密集线路区域,是通过孔金属化来连接不同信号层,一个孔通过电镀形成一条管状垂直走线,该垂直走线的线宽由孔径的大小决定(线宽约为孔径的3.14倍)。In the BGA area or dense circuit area of the current printed circuit board, different signal layers are connected through hole metallization. A hole is electroplated to form a tubular vertical trace, and the line width of the vertical trace is determined by the size of the aperture (line width). about 3.14 times the aperture).

但是随着电子产品的飞速发展,目前对印制电路板的轻薄短小的要求越来越高,设计密集线路就需要更小的孔径,这一方面对现有的钻孔的技术难度提出挑战,另一方面在细小的孔中电镀效果也大打折扣,容易产生断路,因此,受到钻孔和电镀的极限能力影响,基于现有技术无法进行高密度布线设计。However, with the rapid development of electronic products, the requirements for printed circuit boards to be light, thin and short are getting higher and higher, and the design of dense circuits requires smaller apertures, which challenges the technical difficulty of existing drilling. On the other hand, the effect of electroplating in small holes is also greatly reduced, and it is easy to generate open circuits. Therefore, due to the limit ability of drilling and electroplating, high-density wiring design cannot be carried out based on the existing technology.

下面以具体地实施例对本发明的技术方案以及本申请的技术方案如何解决上述技术问题进行详细说明。下面这几个具体的实施例可以相互结合,对于相同或相似的概念或过程可能在某些实施例中不再赘述。下面将结合附图,对本发明的实施例进行描述。The technical solutions of the present invention and how the technical solutions of the present application solve the above-mentioned technical problems will be described in detail below with specific examples. The following specific embodiments may be combined with each other, and the same or similar concepts or processes may not be repeated in some embodiments. Embodiments of the present invention will be described below with reference to the accompanying drawings.

以下,对本申请中的部分用语进行解释说明,以便于本领域技术人员理解。Hereinafter, some terms in the present application will be explained so as to facilitate the understanding of those skilled in the art.

印制电路板:又称印刷线路板,简称电路板,英文全称Printed Circuit Board,英文简称PCB,是电子产品中电路元件和器件的支撑件。Printed circuit board: also known as printed circuit board, referred to as circuit board, English full name Printed Circuit Board, English abbreviation PCB, is the support of circuit components and devices in electronic products.

走线:是设置于印制电路板上金属导线,用于提供所述印制电路板上电路元件和器件之间的电气连接。Wiring: It is a metal wire arranged on a printed circuit board, which is used to provide electrical connection between circuit elements and devices on the printed circuit board.

垂直走线:印制电路板根据电路层(也称布线层)的层数可以分为单面板、双面板和多层板,垂直走线是针对双面板和多层板设计的,实现跨电路层连接的走线。Vertical wiring: The printed circuit board can be divided into single-sided, double-sided and multi-layer boards according to the number of layers of the circuit layer (also known as the wiring layer). Layer connection traces.

平面走线:是指布设于所述印制电路板的电路层中的走线。Planar wiring: refers to the wiring arranged in the circuit layer of the printed circuit board.

电路板基板:是指在印制电路板的制程中,布设垂直走线之前的原材料或半成品。Circuit board substrate: refers to the raw materials or semi-finished products before vertical wiring is laid in the process of printing circuit boards.

防镀材料:是指具有抗电镀性质的材料,在经过电镀后,所述防镀材料的表面不会附着电镀层,例如,防电镀油墨等。Anti-plating material: refers to a material with anti-plating properties. After electroplating, the surface of the anti-plating material will not adhere to the surface of the electroplating layer, such as anti-plating ink.

电镀:是指利用电解原理在材料表面上镀上一薄层金属的过程,该薄层金属可以成为电镀层。Electroplating: refers to the process of plating a thin layer of metal on the surface of a material using the principle of electrolysis, and the thin layer of metal can become an electroplating layer.

图1为本发明实施例一提供的孔壁选择性垂直走线的工艺实现方法的流程图,如图1所示,所述方法包括:FIG. 1 is a flowchart of a process implementation method for selective vertical routing of hole walls provided in Embodiment 1 of the present invention. As shown in FIG. 1 , the method includes:

101、在待设置垂直走线的电路板基板上开设槽孔。101. Open a slot hole on the circuit board substrate on which the vertical wiring is to be arranged.

在本实施方式中,首先应在压合后的电路板基板上开设槽孔,具体地,可以利用叠孔钻法按照预设的比例在所述待设置垂直走线的电路板基板上开设槽孔,其中,槽孔的大小可以根据用户需求进行更改,具体地,槽孔的长宽比例需大于1:1.2,举例来说,槽孔的长宽比例可以为1:1.5,且槽孔为不穿透所述电路板基板的凹洞。具体地,叠孔钻法为利用钻机在电路板基板上开设多个孔径较小的槽孔,按照预设的比例以多孔集成的方式形成槽孔。In this embodiment, firstly, slot holes should be formed on the circuit board substrate after pressing. Specifically, a stack hole drilling method can be used to open a slot on the circuit board substrate to be provided with vertical wiring according to a preset ratio. The size of the slot hole can be changed according to user needs. Specifically, the length-width ratio of the slot hole needs to be greater than 1:1.2. For example, the length-width ratio of the slot hole can be 1:1.5, and the slot hole is Do not penetrate the cavity of the circuit board substrate. Specifically, the stacked hole drilling method is to use a drilling machine to open a plurality of slot holes with smaller diameters on the circuit board substrate, and form the slot holes in a multi-hole integrated manner according to a preset ratio.

需要说明的是,所述电路板基板包括具有多层绝缘板和至少一层内布线层的层压基板。具体地,本发明实施例提供的所述电路板基板,可以是由单层绝缘板和绝缘板两面的布线层组成的双层板,也可以是至少包括多层绝缘板和至少一层内布线层和至少一层外布线层的多层层压基板,所述多层层压基板中还可以设置有半导体层或金属层。It should be noted that the circuit board substrate includes a laminate substrate having multiple insulating boards and at least one inner wiring layer. Specifically, the circuit board substrate provided in the embodiment of the present invention may be a double-layer board composed of a single-layer insulating board and wiring layers on both sides of the insulating board, or may be at least a multi-layer insulating board and at least one layer of inner wiring. layer and at least one outer wiring layer, the multilayer laminate substrate may also be provided with a semiconductor layer or a metal layer.

102、采用防镀材料填充所述槽孔。102. Fill the slot hole with a plating resist material.

在本实施方式中,形成槽孔之后,需以防镀材料填充该槽孔,具体地,防镀材料可以选用具有抗电镀性质的油墨、树脂、石蜡、以及涂料中的一种,或者由上述多种材料中的某几种材料组成的具有抗电镀性质的复合材料,例如,防电镀UV(英文全称:Ultraviolet,中文名称:紫外线)油墨、防镀绝缘漆等等。In this embodiment, after the slot hole is formed, the slot hole needs to be filled with a plating resist material. Specifically, the anti-plating material can be selected from one of ink, resin, paraffin, and paint with anti-plating properties, or one of the above It is a composite material with anti-plating properties composed of some materials in a variety of materials, such as anti-plating UV (English full name: Ultraviolet, Chinese name: ultraviolet) ink, anti-plating insulating paint, etc.

103、按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞,所述孔洞与所述槽孔边缘相交或相离。103. Opening holes on the circuit board substrate according to preset hole positions and hole sizes, where the holes intersect or are separated from the edge of the slot holes.

在本实施方式中,在采用防镀材料填充槽孔之后,根据预设的孔洞位置以及孔洞尺寸在电路板基板上的开设孔洞,其中,孔洞的数量根据用户需求来确定,该孔洞与槽孔边缘相交或相离,其中,为了满足用户对成品电路板的功能需求,槽孔与孔洞的位置关系可以由预先设置的电路图确定。具体地,孔洞的具体开设方式可以是采用钻刀以切削方式开孔、或是采用激光以焚烧方式开孔、又或是采用冲压机以冲压方式冲孔等。所述孔洞既可以是穿透所述电路板基板的通孔,也可以是不穿透所述电路板基板的凹洞。In this embodiment, after filling the slot holes with anti-plating material, holes are opened on the circuit board substrate according to the preset hole positions and hole sizes, wherein the number of holes is determined according to user requirements, the holes and the slot holes The edges intersect or separate, wherein, in order to meet the user's functional requirements for the finished circuit board, the positional relationship between the slot and the hole can be determined by a preset circuit diagram. Specifically, the specific opening method of the hole may be using a drill to open the hole by cutting, or using a laser to open the hole by burning, or using a punching machine to punch the hole. The hole may be a through hole penetrating the circuit board substrate, or a concave hole not penetrating the circuit board substrate.

需要说明的是,在开设孔洞的过程中,孔洞的位置与尺寸可以事先设定,因此可以通过缩短孔洞之间的距离,从而实现高密度走线的目的。具体地,由于孔洞之间的距离可以进行调节,从而对孔径的要求不高,相较于现有技术,不需要制作较小孔径的孔洞,只需要缩小孔洞之间的间距即可制作出线宽更细、密度更高的垂直走线,而缩小孔洞之间的间距相较于缩小孔径的技术难度更小、更容易实现,同时可以降低制作成本。It should be noted that, in the process of opening the holes, the position and size of the holes can be set in advance, so the purpose of high-density wiring can be achieved by shortening the distance between the holes. Specifically, since the distance between the holes can be adjusted, the requirements for the hole diameter are not high. Compared with the prior art, there is no need to make holes with smaller diameters, and the line width can be produced only by reducing the distance between the holes. Thinner, higher-density vertical traces, and narrowing the spacing between holes are less technically difficult and easier to achieve than narrowing the aperture, and can also reduce manufacturing costs.

104、对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线。104. Perform electroplating on the circuit board substrate on which the slot holes and the holes have been opened, and form vertical traces with arc-shaped cross-sections on the sidewalls of the holes.

在本实施方式中,当在电路板基板上开设槽孔与多个孔洞之后,可以将所述电路板基板放入电解液中进行电镀,电镀完成后,由于事先开设的槽孔中已经填充了抗镀材料,形成了防镀层,而电路板基板其他部分没有填充抗镀材料,即为可镀区域。因此进行整板电镀之后,防镀区域不会形成电镀层,而可镀区域可以形成电镀层,因此,孔洞的侧壁上可以形成截面呈弧形的垂直走线,从而可以在孔洞中进行布线。另外,由于事先对槽孔填充了抗镀材料,因此,也更容易控制垂直走线的制作精度,且不会受孔洞孔径太小电镀效果变差的影响,成品率更高,可以制作出高精密度的垂直走线,满足高精密度布线的需求。通过上述方法能够在电路板基板上形成弧形的垂直走线,从而能够降低信号在过孔时受到的影响,因此能够在实现高密度布线的基础上提高信号传输质量。In this embodiment, after the slot holes and a plurality of holes are opened on the circuit board substrate, the circuit board substrate can be put into the electrolyte for electroplating. After the electroplating is completed, the previously opened slot holes have been filled with The anti-plating material forms the anti-plating layer, and the other parts of the circuit board substrate are not filled with the anti-plating material, that is, the plated area. Therefore, after the whole board electroplating, no electroplating layer will be formed in the anti-plating area, but the electroplating layer can be formed in the plated area. Therefore, a vertical trace with an arc-shaped cross-section can be formed on the side wall of the hole, so that wiring can be carried out in the hole. . In addition, since the slot holes are filled with plating resist material in advance, it is easier to control the fabrication accuracy of vertical traces, and it will not be affected by the poor electroplating effect if the hole diameter is too small. Precision vertical traces meet the needs of high-precision wiring. Through the above method, arc-shaped vertical traces can be formed on the circuit board substrate, so that the influence of the signal on the via hole can be reduced, so that the signal transmission quality can be improved on the basis of realizing high-density wiring.

通过本实施例提供的孔壁选择性垂直走线的工艺实现方法,通过在待设置垂直走线的电路板基板上开设槽孔,并在槽孔中填充防镀材料,按照预设的空洞位置和孔洞尺寸在槽孔边缘开设多个孔洞,对已开设槽孔与孔洞的电路板基板进行电镀处理,在孔洞的侧壁形成截面呈弧形的垂直走线。从而能够在实现电路板基板高密度布线的同时,还可以降低信号过孔时的受到的影响。According to the process implementation method for selective vertical wiring on the hole wall provided in this embodiment, slot holes are opened on the circuit board substrate where the vertical wiring is to be arranged, and the slot holes are filled with anti-plating materials, according to the preset position of the holes. According to the size of the hole, a plurality of holes are opened on the edge of the slot hole, and the circuit board substrate with the slot hole and the hole is electroplated, and a vertical line with an arc-shaped cross-section is formed on the side wall of the hole. Therefore, while realizing high-density wiring on the circuit board substrate, the influence on the signal via holes can also be reduced.

进一步地,考虑到,向槽孔中直接填充固体材料难度较大且难以附着在所述槽孔中,因此,在本发明实施例一的基础上,所述防镀材料可选用可固化材料,所述采用防镀材料填充所述槽孔,包括:Further, considering that it is difficult to directly fill the solid material into the slot hole and it is difficult to adhere to the slot hole, therefore, on the basis of the first embodiment of the present invention, the anti-plating material can be selected from a curable material, Filling the slot hole with a plating resist material includes:

将固化前的所述防镀材料注入所述槽孔;injecting the anti-plating material before curing into the slot hole;

对所述槽孔内的所述防镀材料进行固化。The plating resist material in the slot hole is cured.

其中,可以根据选用的防镀材料的固化性质灵活选用相应的固化工艺对所述槽孔内的所述防镀材料进行固化,例如,对于防电镀UV油墨,可以采用紫外线照射的固化工艺进行固化;对于防镀绝缘漆,可以采用烘干的固化工艺进行固化,等等,此处不再赘述。Wherein, according to the curing properties of the selected anti-plating material, a corresponding curing process can be flexibly selected to cure the anti-plating material in the slot hole. For example, for anti-plating UV ink, a curing process of ultraviolet irradiation can be used for curing. ; For the anti-plating insulating paint, the curing process of drying can be used for curing, etc., which will not be repeated here.

考虑到,在实际加工过程中,在将所述防镀材料填充到所述槽孔后,所述防镀材料可能会多出于所述槽孔,从而残留于所述电路板基板表面,影响后续工艺制程,例如,将防镀绝缘漆注入所述槽孔时,受液体表面张力影响,所述防镀绝缘漆必然会有一部分多出于所述槽孔。因此,在上述任一实施例的基础上,在采用防镀材料填充所述多个槽孔的之后,还包括:去除溢出于所述槽孔的所述防镀材料。具体的,可以将所述防镀材料固化后,采用刮削或研磨等方式去除溢出于所述槽孔的所述防镀材料。Considering that, in the actual processing process, after the anti-plating material is filled into the slot hole, the anti-plating material may be more out of the slot hole, so as to remain on the surface of the circuit board substrate, affecting the In the subsequent process, for example, when the anti-plating insulating varnish is injected into the slot hole, due to the influence of the surface tension of the liquid, a part of the anti-plating insulating varnish will inevitably flow out of the slot hole. Therefore, on the basis of any of the foregoing embodiments, after filling the plurality of slot holes with a plating resist material, the method further includes: removing the plating resist material overflowing from the slot holes. Specifically, after the plating resist material is cured, scraping or grinding may be used to remove the plating resist material overflowing the slot hole.

进一步地,在上述任一实施例的基础上,所述对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线之后,还包括:Further, on the basis of any of the above-mentioned embodiments, the circuit board substrate with the slot holes and the holes already opened is electroplated, and a vertical line with an arc-shaped cross-section is formed on the sidewall of the hole. After that, also include:

按照预设的电路,在已形成垂直走线的电路板基板上制作外层电路,所述外层电路与所述垂直走线相连接。According to a preset circuit, an outer layer circuit is fabricated on the circuit board substrate on which the vertical wiring has been formed, and the outer layer circuit is connected with the vertical wiring.

在本实施方式中,在对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,使电路板基板上形成截面呈弧形的垂直走线之后,可以根据预先设置好的电路图在电路板基板上制作外层平面走线,从而使外层平面走线与垂直走线相连接。从而使平面走线与垂直走线之间形成通路。In this embodiment, after electroplating the circuit board substrate on which the slot holes and the holes have been opened, so that vertical traces with an arc-shaped cross section are formed on the circuit board substrate, the The outer layer plane traces are made on the circuit board substrate, so that the outer layer plane traces are connected with the vertical traces. Thus, a via is formed between the planar trace and the vertical trace.

进一步地,在上述实施例的基础上,所述按照预设的电路,在已形成弧形垂直走线的电路板基板上制作外层电路之前,还包括:Further, on the basis of the above embodiment, before fabricating the outer layer circuit on the circuit board substrate on which the arc-shaped vertical wiring has been formed according to the preset circuit, the method further includes:

对完成电镀的所述电路板基板槽孔中的所述防镀材料进行退洗。The anti-plating material in the slot hole of the circuit board substrate after electroplating is removed and washed.

在本实施方式中,由于考虑到,步骤104之后,槽孔中还还留有防镀材料,这些防镀材料可能对所述印制电路板的后续制程中产生附加不良影响,因此,可以去除所述电路板基板上剩余的所述防镀材料。具体实施时,可以采用有机溶液化学腐蚀、超声清洗等方式去除所述防镀材料等等,举例来说,可以采用碱性溶液或有碱性溶液水平线设备对槽孔中的抗镀材料进行退洗。In this embodiment, it is considered that after step 104, there are still anti-plating materials in the slot holes, and these anti-plating materials may have additional adverse effects on the subsequent manufacturing process of the printed circuit board. Therefore, the anti-plating materials can be removed. the plating resist material remaining on the circuit board substrate. In specific implementation, the anti-plating material can be removed by chemical corrosion with organic solution, ultrasonic cleaning, etc. For example, the anti-plating material in the slot hole can be removed by using an alkaline solution or a horizontal line device with an alkaline solution. wash.

进一步地,在上述实施例的基础上,所述按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞,包括:Further, on the basis of the above-mentioned embodiment, the opening of holes on the circuit board substrate according to the preset hole positions and hole sizes includes:

获取预设的电路中孔洞位置和孔洞尺寸的参数;Obtain the parameters of the hole position and hole size in the preset circuit;

根据所述参数,按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞。According to the parameters, holes are opened on the circuit board substrate according to preset hole positions and hole sizes.

在本实施方式中,为了使成品电路板能够满足用户对功能的需求,因此,可以根据预先绘制的电路图确定孔洞的位置与尺寸,从而可以根据预设的电路中孔洞位置和孔洞尺寸的参数,在电路板基板上进行钻孔,由于孔洞之间的距离可以进行调节,从而对孔径的要求不高,相较于现有技术,不需要制作较小孔径的孔洞,只需要缩小孔洞之间的间距即可制作出线宽更细、密度更高的垂直走线,而缩小孔洞之间的间距相较于缩小孔径的技术难度更小、更容易实现,同时可以降低制作成本。In this embodiment, in order to make the finished circuit board meet the user's functional requirements, the position and size of the hole can be determined according to the pre-drawn circuit diagram, so that according to the preset parameters of the hole position and hole size in the circuit, Drilling holes on the circuit board substrate, because the distance between the holes can be adjusted, so the requirements for the aperture are not high. The spacing can produce vertical traces with thinner line width and higher density, and reducing the spacing between holes is less technically difficult and easier to achieve than reducing the aperture, and can also reduce manufacturing costs.

进一步地,在上述实施例的基础上,所述按照预设的电路,在已形成弧形垂直走线的电路板基板上制作外层电路之后,还包括:Further, on the basis of the above-mentioned embodiment, after the outer layer circuit is fabricated on the circuit board substrate on which the arc-shaped vertical wiring has been formed according to the preset circuit, the method further includes:

在槽孔内填充防焊油,并在所述外层电路上印防焊油。Solder mask oil is filled in the slot holes, and solder mask oil is printed on the outer circuit.

在本实施方式中,在已形成弧形垂直走线的电路板基板上制作外层电路之后,可以根据用户的具体需求,选择是否在槽孔内填充防焊油,并在外层电路上印防焊油,送后段加工,以最终制得印制电路板成品。其中,防焊油可以为树脂材料。In this embodiment, after the outer layer circuit is fabricated on the circuit board substrate on which the arc-shaped vertical traces have been formed, according to the specific needs of the user, it is possible to choose whether to fill the slot hole with solder mask oil, and print the protection layer on the outer layer circuit. Soldering oil is sent to the post-processing section to finally obtain the finished printed circuit board. Among them, the solder resist oil may be a resin material.

通过本发明提供的孔壁选择性垂直走线的工艺实现方法,无需使用非常规的工艺来缩小垂直走线的孔径,只需根据预先绘制的电路图以缩短孔距的方式实现高密度走线,因此,能够在实现高密度走线的同时降低工艺成本。With the method for realizing the selective vertical wiring of the hole wall provided by the present invention, it is not necessary to use an unconventional process to reduce the aperture of the vertical wiring. Therefore, the process cost can be reduced while realizing high-density wiring.

图2为本发明实施例二提供的孔壁选择性垂直走线的工艺实现方法的流程图,图3为本发明实施例二提供的开设槽孔后的电路板基板的结构示意图,图4为本发明实施例二提供的填充过抗镀油墨之后的电路板基板的结构示意图,图5为本发明实施例二提供的开设孔洞之后的电路板基板的结构示意图,图6为本发明实施例二提供的电镀之后的电路板基板的结构示意图,图7为本发明实施例二提供的退洗之后的电路板基板的结构示意图,图8为本发明实施例二提供的设置水平走线之后的电路板基板的结构示例图,请结合图2至图8,实施例二提供一种更为具体的实施例,所述方法具体包括如下步骤:FIG. 2 is a flowchart of a process implementation method for selective vertical routing of hole walls according to Embodiment 2 of the present invention, FIG. 3 is a schematic structural diagram of a circuit board substrate provided with slot holes provided in Embodiment 2 of the present invention, and FIG. 4 is The second embodiment of the present invention provides a schematic structural diagram of the circuit board substrate after filling with anti-plating ink. FIG. 5 is a schematic structural diagram of the circuit board substrate after opening the holes according to the second embodiment of the present invention. FIG. 6 is the second embodiment of the present invention. Provided is a schematic structural diagram of a circuit board substrate after electroplating. FIG. 7 is a schematic structural diagram of a circuit board substrate after backwashing provided by Embodiment 2 of the present invention. FIG. 8 is a circuit provided by Embodiment 2 of the present invention after setting horizontal wiring. For example diagrams of the structure of the board substrate, please refer to FIG. 2 to FIG. 8 . Embodiment 2 provides a more specific embodiment, and the method specifically includes the following steps:

201、按照PCB正常的流程制作层压板内层图形,进行叠板压合,将压合后得到的半成品作为电路板基板。201. According to the normal process of the PCB, the inner layer pattern of the laminate is made, the laminate is pressed, and the semi-finished product obtained after pressing is used as the circuit board substrate.

202、按照预先设计的加工图纸中槽孔的尺寸与位置参数,通过叠孔钻法在电路板基板上开设槽孔,具体地,槽孔为不穿透所述电路板基板的凹洞。202 . According to the size and position parameters of the slot holes in the pre-designed processing drawings, the slot holes are formed on the circuit board substrate by the stacking drilling method. Specifically, the slot holes are concave holes that do not penetrate the circuit board substrate.

203、在开设的槽孔中利用塞孔机填充抗镀油墨,预烘烤后利用菲林曝光显影掉槽孔周围不需要的抗镀油墨,并使用UV机使其固化。203. Use a plug machine to fill the anti-plating ink in the opened slot holes, use film exposure to develop and remove the unwanted anti-plating ink around the slot holes after pre-baking, and use a UV machine to cure it.

204、按照预先设计的加工图纸中孔洞的尺寸与位置参数,在已开设槽孔的电路板基板上形成孔洞,其中,该孔洞可以为贯穿电路板基板的孔洞也可以为不穿透电路板基板的凹洞,具体的形式由预先设计的加工图纸确定。204. According to the size and position parameters of the holes in the pre-designed processing drawings, holes are formed on the circuit board substrate with the slotted holes, wherein the holes can be holes that penetrate the circuit board substrate or do not penetrate the circuit board substrate. The specific form is determined by the pre-designed machining drawings.

205、将完成二次钻孔的电路板基板进行整板电镀,从而在孔洞处形成截面为弧形的垂直走线。205. Perform whole-board electroplating on the circuit board substrate after the secondary drilling has been completed, so as to form a vertical line with an arc-shaped cross-section at the hole.

206、利用碱性溶液或有碱性溶液水平线设备对已完成电镀的电路板基板进行浸泡,从而将槽孔内的抗电镀油墨进行退洗并烘烤干。206. Soak the electroplated circuit board substrate with an alkaline solution or a horizontal line device with an alkaline solution, so that the anti-electroplating ink in the slot hole is washed and dried.

207、按照预先设置的加工图纸在电路板基板上设置水平走线,其中,水平走线与垂直走线相连接,形成外层与槽孔内弧形垂直走线连接的内层电路。207. Set up horizontal traces on the circuit board substrate according to the preset processing drawings, wherein the horizontal traces are connected with the vertical traces to form an inner layer circuit in which the outer layer is connected with the arc-shaped vertical traces in the slot holes.

208、在槽孔中填充防焊油并在外层电路上印防焊油,以保护槽孔内弧形垂直走线以及外层水平走线。208. Fill the slot hole with solder mask oil and print the solder mask oil on the outer circuit to protect the arc vertical wiring in the slot hole and the outer horizontal wiring.

通过本实施例提供的孔壁选择性垂直走线的工艺实现方法,通过在待设置垂直走线的电路板基板上开设槽孔,并在槽孔中填充防镀材料,按照预设的空洞位置和孔洞尺寸在槽孔边缘开设多个孔洞,对已开设槽孔与孔洞的电路板基板进行电镀处理,在孔洞的侧壁形成截面呈弧形的垂直走线。从而能够在实现电路板基板高密度布线的同时,还可以降低信号过孔时的受到的影响。According to the process implementation method for selective vertical wiring on the hole wall provided in this embodiment, slot holes are opened on the circuit board substrate where the vertical wiring is to be arranged, and the slot holes are filled with anti-plating materials, according to the preset position of the holes. According to the size of the hole, a plurality of holes are opened on the edge of the slot hole, and the circuit board substrate with the slot hole and the hole is electroplated, and a vertical line with an arc-shaped cross-section is formed on the side wall of the hole. Therefore, while realizing high-density wiring on the circuit board substrate, the influence on the signal via holes can also be reduced.

本发明还提供了一种印制电路板,该印制电路板是基于实施例一和实施例二提供的垂直走线的制作方法加工而成的,相关内容可以参照上述实施例一和实施例二的说明进行理解。通过上述印制电路板,能够满足目前高性能多路服务器以及航空航天等高端应用对印制电路板轻薄短小、高密度走线的需求,同时能够降低信号在过孔时收到的影响,提高信号传输的有效性。The present invention also provides a printed circuit board, the printed circuit board is processed based on the production methods for vertical wiring provided in Embodiments 1 and 2. For related content, please refer to the above-mentioned Embodiments 1 and 2. Two explanations to understand. The above-mentioned printed circuit boards can meet the current high-performance multi-channel servers and high-end applications such as aerospace and other high-end applications for printed circuit boards that are light, thin, short, and high-density traces. Effectiveness of signal transmission.

所属领域的技术人员可以清楚地了解到,为描述的方便和简洁,上述描述的装置的具体工作过程,可以参考前述方法实施例中的对应过程,在此不再赘述。Those skilled in the art can clearly understand that, for the convenience and brevity of description, for the specific working process of the device described above, reference may be made to the corresponding process in the foregoing method embodiments, which will not be repeated here.

本领域普通技术人员可以理解:实现上述各方法实施例的全部或部分步骤可以通过程序指令相关的硬件来完成。前述的程序可以存储于一计算机可读取存储介质中。该程序在执行时,执行包括上述各方法实施例的步骤;而前述的存储介质包括:ROM、RAM、磁碟或者光盘等各种可以存储程序代码的介质。Those of ordinary skill in the art can understand that all or part of the steps of implementing the above method embodiments may be completed by program instructions related to hardware. The aforementioned program can be stored in a computer-readable storage medium. When the program is executed, the steps including the above method embodiments are executed; and the aforementioned storage medium includes: ROM, RAM, magnetic disk or optical disk and other media that can store program codes.

最后应说明的是:以上各实施例仅用以说明本发明的技术方案,而非对其限制;尽管参照前述各实施例对本发明进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分或者全部技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例技术方案的范围。Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention, but not to limit them; although the present invention has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the art should understand that: The technical solutions described in the foregoing embodiments can still be modified, or some or all of the technical features thereof can be equivalently replaced; and these modifications or replacements do not make the essence of the corresponding technical solutions deviate from the technical solutions of the embodiments of the present invention. scope.

Claims (8)

1.一种孔壁选择性垂直走线的工艺实现方法,其特征在于,包括:1. a process realization method of selective vertical alignment of hole wall, is characterized in that, comprises: 在待设置垂直走线的电路板基板上开设槽孔;Slotted holes are formed on the circuit board substrate where the vertical wiring is to be arranged; 采用防镀材料填充所述槽孔;Filling the slot hole with a plating resist material; 按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设多个孔洞,所述孔洞与所述槽孔边缘相交;A plurality of holes are opened on the circuit board substrate according to preset hole positions and hole sizes, and the holes intersect with the edge of the slot hole; 对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线;Electroplating is performed on the circuit board substrate on which the slot hole and the hole have been opened, and a vertical line with an arc-shaped cross-section is formed on the side wall of the hole; 所述采用防镀材料填充所述槽孔,包括:Filling the slot hole with a plating resist material includes: 将固化前的所述防镀材料注入所述槽孔;injecting the anti-plating material before curing into the slot hole; 对所述槽孔内的所述防镀材料进行固化;curing the anti-plating material in the slot hole; 所述在待设置垂直走线的电路板基板上开设槽孔,包括:The slotted holes are formed on the circuit board substrate on which the vertical wiring is to be arranged, including: 通过叠孔钻法按照预设的比例在所述待设置垂直走线的电路板基板上开设槽孔,所述槽孔的长宽比例大于1:1.2。Slot holes are formed on the circuit board substrate on which vertical wirings are to be arranged according to a preset ratio by the stacking hole drilling method, and the length-width ratio of the slot holes is greater than 1:1.2. 2.根据权利要求1所述的方法,其特征在于,所述对已开设所述槽孔与所述孔洞的电路板基板进行电镀处理,在所述孔洞的侧壁形成截面呈弧形的垂直走线之后,还包括:2 . The method according to claim 1 , wherein the electroplating process is performed on the circuit board substrate on which the slot hole and the hole have been opened, and a vertical arc-shaped cross-section is formed on the side wall of the hole. 3 . After routing, also include: 按照预设的电路,在已形成垂直走线的电路板基板上制作外层电路,所述外层电路与所述垂直走线相连接。According to a preset circuit, an outer layer circuit is fabricated on the circuit board substrate on which the vertical wiring has been formed, and the outer layer circuit is connected with the vertical wiring. 3.根据权利要求2所述的方法,其特征在于,所述按照预设的电路,在已形成弧形垂直走线的电路板基板上制作外层电路之前,还包括:3. The method according to claim 2, wherein, according to the preset circuit, before fabricating the outer layer circuit on the circuit board substrate on which the arc-shaped vertical wiring has been formed, the method further comprises: 对完成电镀的所述电路板基板槽孔中的所述防镀材料进行退洗。The anti-plating material in the slot hole of the circuit board substrate after electroplating is removed and washed. 4.根据权利要求2所述的方法,其特征在于,所述按照预设的电路,在已形成弧形垂直走线的电路板基板上制作外层电路之后,还包括:4 . The method according to claim 2 , wherein, according to the preset circuit, after the outer layer circuit is fabricated on the circuit board substrate on which the arc-shaped vertical wiring has been formed, the method further comprises: 5 . 在槽孔内填充防焊油,并在所述外层电路上印防焊油。Solder mask oil is filled in the slot holes, and solder mask oil is printed on the outer circuit. 5.根据权利要求1所述的方法,其特征在于,所述防镀材料包括:具有抗电镀性质的油墨、树脂、石蜡、以及涂料中的一种或多种。5 . The method according to claim 1 , wherein the anti-plating material comprises: one or more of ink, resin, paraffin, and paint with anti-plating properties. 6 . 6.根据权利要求1所述的方法,其特征在于,所述采用防镀材料填充所述槽孔之后,还包括:6 . The method according to claim 1 , wherein after filling the slot hole with a plating resist material, the method further comprises: 6 . 去除所述槽孔周围多余的所述防镀材料。The excess of the plating resist material around the slot hole is removed. 7.根据权利要求1所述的方法,其特征在于,所述按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设孔洞,包括:7. The method according to claim 1, wherein the opening of holes on the circuit board substrate according to preset hole positions and hole sizes comprises: 获取预设的电路中孔洞位置和孔洞尺寸的参数;Obtain the parameters of the hole position and hole size in the preset circuit; 根据所述参数,按照预设的孔洞位置和孔洞尺寸在所述电路板基板上开设多个孔洞。According to the parameters, a plurality of holes are opened on the circuit board substrate according to preset hole positions and hole sizes. 8.根据权利要求1-7任一项所述的方法,其特征在于,所述电路板基板包括具有多层绝缘板和至少一层内布线层的层压基板。8. The method according to any one of claims 1-7, wherein the circuit board substrate comprises a laminate substrate having a multilayer insulating board and at least one inner wiring layer.
CN201711086606.1A 2017-11-07 2017-11-07 Process implementation method for selective vertical routing of hole wall Active CN109757041B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711086606.1A CN109757041B (en) 2017-11-07 2017-11-07 Process implementation method for selective vertical routing of hole wall

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711086606.1A CN109757041B (en) 2017-11-07 2017-11-07 Process implementation method for selective vertical routing of hole wall

Publications (2)

Publication Number Publication Date
CN109757041A CN109757041A (en) 2019-05-14
CN109757041B true CN109757041B (en) 2020-10-16

Family

ID=66400171

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711086606.1A Active CN109757041B (en) 2017-11-07 2017-11-07 Process implementation method for selective vertical routing of hole wall

Country Status (1)

Country Link
CN (1) CN109757041B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112616258B (en) * 2021-01-12 2022-06-17 广东世运电路科技股份有限公司 Circuit board negative film and processing method thereof
CN114236709A (en) * 2021-12-13 2022-03-25 中国电子科技集团公司第五十五研究所 Ceramic packaging high-speed shell with surface through hole structure

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5499446A (en) * 1993-12-01 1996-03-19 Nec Corporation Method for manufacturing printed circuit board with through-hole
CN102686017A (en) * 2011-03-15 2012-09-19 富士通株式会社 Printed wiring board, printed circuit board unit, electronic apparatus and method for manufacturing printed wiring board

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6848912B2 (en) * 2002-12-12 2005-02-01 Broadcom Corporation Via providing multiple electrically conductive paths through a circuit board
TWI242783B (en) * 2004-10-20 2005-11-01 Ind Tech Res Inst Cut via structure for and manufacturing method of connecting separate conductors

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5499446A (en) * 1993-12-01 1996-03-19 Nec Corporation Method for manufacturing printed circuit board with through-hole
CN102686017A (en) * 2011-03-15 2012-09-19 富士通株式会社 Printed wiring board, printed circuit board unit, electronic apparatus and method for manufacturing printed wiring board

Also Published As

Publication number Publication date
CN109757041A (en) 2019-05-14

Similar Documents

Publication Publication Date Title
CN103687312B (en) Gold-plated method for manufacturing circuit board
US9674967B2 (en) Via in a printed circuit board
JP2010147461A (en) Printed circuit board and method of manufacturing the same
KR100990546B1 (en) Printed circuit board having plating pattern embedded in via end and its manufacturing method
US20120055698A1 (en) Single layer printed circuit board and method for manufacturning the same
US9301405B1 (en) Method for manufacturing microthrough-hole in circuit board and circuit board structure with microthrough-hole
CN104837301A (en) Flexible circuit board possessing shielding structure and manufacturing method of flexible circuit board
KR101019150B1 (en) Method of manufacturing a printed circuit board having a via-on-pad structure
CN109757041B (en) Process implementation method for selective vertical routing of hole wall
KR20160080526A (en) Printed circuit board and method of manufacturing the same
TWI531285B (en) Circuit board and method for manufacturing same
JP5147872B2 (en) Circuit structure manufacturing method
JP2017098422A (en) Wiring board and manufacturing method of wiring board
KR102361851B1 (en) Print wiring substrate and manufacturing method thereof
CN109429429B (en) Manufacturing method of vertical wiring in printed circuit board and printed circuit board
KR100772432B1 (en) Printed Circuit Board Manufacturing Method
US8510940B2 (en) Method of fabricating a multi-trace via substrate
DE112022001437T5 (en) GLASS CORE SUBSTRATE WITH STRUCTURES WITH DIFFERENT NUMBERS OF LAYERS
KR20120136691A (en) Printed circuit board and method of manufacturing the same
KR101148679B1 (en) Multilayer printed circuit board and manufacturing method thereof
CN110519917A (en) A kind of manufacturing method of through-hole
KR101009118B1 (en) Manufacturing method of landless printed circuit board
KR100302631B1 (en) Manufacturing method for multi-layer pcb
KR101335271B1 (en) The printed circuit board manufacturing method
JP2009088337A (en) Printed circuit board and its manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230608

Address after: 3007, Hengqin international financial center building, No. 58, Huajin street, Hengqin new area, Zhuhai, Guangdong 519031

Patentee after: New founder holdings development Co.,Ltd.

Patentee after: CHONGQING FOUNDER HI-TECH ELECTRONIC Inc.

Address before: 100871, Beijing, Haidian District, Cheng Fu Road, No. 298, Zhongguancun Fangzheng building, 9 floor

Patentee before: PEKING UNIVERSITY FOUNDER GROUP Co.,Ltd.

Patentee before: CHONGQING FOUNDER HI-TECH ELECTRONIC Inc.