KR100905790B1 - 반도체소자의 제조방법 - Google Patents
반도체소자의 제조방법 Download PDFInfo
- Publication number
- KR100905790B1 KR100905790B1 KR1020020040785A KR20020040785A KR100905790B1 KR 100905790 B1 KR100905790 B1 KR 100905790B1 KR 1020020040785 A KR1020020040785 A KR 1020020040785A KR 20020040785 A KR20020040785 A KR 20020040785A KR 100905790 B1 KR100905790 B1 KR 100905790B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- forming
- cobalt
- gate electrode
- semiconductor substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title claims abstract description 24
- 229910017052 cobalt Inorganic materials 0.000 claims abstract description 33
- 239000010941 cobalt Substances 0.000 claims abstract description 33
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims abstract description 33
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 19
- 229920005591 polysilicon Polymers 0.000 claims abstract description 19
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 238000004519 manufacturing process Methods 0.000 claims abstract description 15
- 125000006850 spacer group Chemical group 0.000 claims abstract description 10
- 238000010438 heat treatment Methods 0.000 claims abstract description 9
- 238000002955 isolation Methods 0.000 claims abstract description 9
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims abstract description 7
- 230000008021 deposition Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims (7)
- 반도체기판내에 활성영역과 소자분리영역을 한정하는 소자분리막을 형성하는 단계;상기 반도체기판의 활성영역상에 게이트산화막과 폴리실리콘으로 구성된 게이트전극 및 상기 게이트전극 양측벽에 스페이서를 형성하는 단계;상기 게이트전극 및 스페이서가 형성된 반도체기판의 전체 상면에 제1 코발트막을 형성하는 단계;상기 게이트전극을 제외한 부분에 있는 제1 코발트막 상에 감광막을 형성하는 단계;상기 감광막 및 제1 코발트막 상에 제2 코발트막을 형성하는 단계;상기 감광막 및 그 위에 덮여 있는 제2 코발트막 부분을 제거하는 단계;상기 감광막 및 그 위에 덮여 있는 제2 코발트막 부분이 제거된 전체 구조의 상면에 TiN막을 형성하는 단계; 및열처리공정을 진행하여 상기 반도체기판의 활성영역 및 게이트의 폴리실리콘 표면에 살리사이드막을 형성하는 단계;를 포함하는 것을 특징으로하는 반도체소자의 제조방법.
- 제1항에 있어서, 상기 감광막을 형성하는 단계는, 전체 구조의 상면에 제1코발트막상부에 감광막을 도포한후 이를 평탄화시켜 상기 폴리실리콘층패턴상부를 제외한 부분에는 남도록하는 것을 특징으로하는 반도체소자의 제조방법.
- 제1항에 있어서, 상기 제1 및 2 코발트막의 두께는 각각 150Å으로 증착하는 것을 특징으로 하는 반도체소자의 제조방법.
- 제1항에 있어서, 상기 열처리공정은 1차 및 2차 열처리에 의해 진행하는 것을 특징으로하는 반도체소자의 제조방법.
- 제4항에 있어서, 상기 1차 열처리공정은 500℃의 온도에서 30초 동안 진행하고, 2차 열처리공정은 750℃의 온도에서 30초 동안 진행하는 것을 특징으로하는 반도체소자의 제조방법.
- 제1항에 있어서, 상기 TiN 막은 250Å 두께로 증착하는 것을 특징으로하는 반도체소자의 제조방법.
- 제1항에 있어서, 상기 게이트의 폴리실리콘 상의 살리사이드막 두께는 700Å이고, 상기 활성영역 상의 살리사이드막 두께는 400Å인 것을 특징으로하는 반도체소자의 제조방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020040785A KR100905790B1 (ko) | 2002-07-12 | 2002-07-12 | 반도체소자의 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020040785A KR100905790B1 (ko) | 2002-07-12 | 2002-07-12 | 반도체소자의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20040006492A KR20040006492A (ko) | 2004-01-24 |
KR100905790B1 true KR100905790B1 (ko) | 2009-07-02 |
Family
ID=37316378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020020040785A KR100905790B1 (ko) | 2002-07-12 | 2002-07-12 | 반도체소자의 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100905790B1 (ko) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020038029A (ko) * | 2000-11-16 | 2002-05-23 | 박종섭 | 반도체 소자의 제조방법 |
-
2002
- 2002-07-12 KR KR1020020040785A patent/KR100905790B1/ko active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020038029A (ko) * | 2000-11-16 | 2002-05-23 | 박종섭 | 반도체 소자의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20040006492A (ko) | 2004-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100190757B1 (ko) | 모스 전계 효과 트랜지스터 형성방법 | |
TW201501243A (zh) | 薄膜電晶體和主動矩陣有機發光二極體組件及製造方法 | |
US20050272193A1 (en) | Method for manufacturing semiconductor device | |
KR100418928B1 (ko) | 엠디엘 반도체 소자의 제조 방법 | |
US7517781B2 (en) | Method of manufacturing semiconductor device | |
US6509235B2 (en) | Method for making an embedded memory MOS | |
KR100905790B1 (ko) | 반도체소자의 제조방법 | |
KR100668851B1 (ko) | 모스펫 소자 제조방법 | |
KR100477535B1 (ko) | 반도체 소자의 제조방법 | |
US20020132428A1 (en) | Method for fabricating a MOS transistor of an embedded memory | |
KR100672739B1 (ko) | 반도체 소자의 게이트 형성 방법 | |
KR100552592B1 (ko) | 반도체 소자의 제조 방법 | |
KR100404231B1 (ko) | 반도체 소자의 제조방법 | |
KR100720484B1 (ko) | 반도체 소자의 구조 및 그 제조 방법 | |
US6509223B2 (en) | Method for making an embedded memory MOS | |
KR20040000888A (ko) | 반도체 소자의 살리사이드 막 제조방법 | |
KR100660331B1 (ko) | 반도체 소자의 제조방법 | |
KR100479886B1 (ko) | 넌 살리사이드 트랜지스터 제조 방법 | |
KR100341588B1 (ko) | 실리사이드층의 저항 및 누설전류 감소를 위한 반도체소자 제조 방법 | |
KR100459930B1 (ko) | 부분적으로 셀프 얼라인 된 살리사이드 콘택 형성 방법 | |
KR100433491B1 (ko) | 반도체 소자의 제조방법 | |
KR100439191B1 (ko) | 살리사이드 콘택 형성 방법 | |
KR20030002111A (ko) | 누설전류 감소를 위한 게이트 형성방법 | |
KR100720471B1 (ko) | 반도체 소자의 제조방법 | |
KR20070069759A (ko) | 반도체 소자의 듀얼 게이트 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130524 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20140519 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20150518 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20160518 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20170529 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20180517 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20190516 Year of fee payment: 11 |