KR100790059B1 - 반도체장치, 그 제조방법 및 액정표시장치 - Google Patents
반도체장치, 그 제조방법 및 액정표시장치 Download PDFInfo
- Publication number
- KR100790059B1 KR100790059B1 KR1020000063440A KR20000063440A KR100790059B1 KR 100790059 B1 KR100790059 B1 KR 100790059B1 KR 1020000063440 A KR1020000063440 A KR 1020000063440A KR 20000063440 A KR20000063440 A KR 20000063440A KR 100790059 B1 KR100790059 B1 KR 100790059B1
- Authority
- KR
- South Korea
- Prior art keywords
- thin film
- region
- semiconductor
- delete delete
- crystal
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 114
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 17
- 239000004973 liquid crystal related substance Substances 0.000 title abstract description 6
- 239000010409 thin film Substances 0.000 claims abstract description 165
- 239000013078 crystal Substances 0.000 claims abstract description 121
- 229910052751 metal Inorganic materials 0.000 claims abstract description 68
- 239000002184 metal Substances 0.000 claims abstract description 68
- 239000012212 insulator Substances 0.000 claims abstract description 36
- 239000000758 substrate Substances 0.000 claims abstract description 30
- 239000011521 glass Substances 0.000 claims abstract description 12
- 239000010432 diamond Substances 0.000 claims abstract description 11
- 229910003460 diamond Inorganic materials 0.000 claims abstract description 11
- 239000010408 film Substances 0.000 claims description 48
- 238000000034 method Methods 0.000 claims description 26
- 238000010438 heat treatment Methods 0.000 claims description 22
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 19
- 229910021480 group 4 element Inorganic materials 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 9
- 230000002093 peripheral effect Effects 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 7
- 238000005304 joining Methods 0.000 claims description 5
- 239000000203 mixture Substances 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- 229910045601 alloy Inorganic materials 0.000 claims description 2
- 239000000956 alloy Substances 0.000 claims description 2
- 229910052799 carbon Inorganic materials 0.000 claims description 2
- 229910052804 chromium Inorganic materials 0.000 claims description 2
- 150000001875 compounds Chemical class 0.000 claims description 2
- 229910052802 copper Inorganic materials 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 229910052741 iridium Inorganic materials 0.000 claims description 2
- 229910052742 iron Inorganic materials 0.000 claims description 2
- 229910052748 manganese Inorganic materials 0.000 claims description 2
- 229910052763 palladium Inorganic materials 0.000 claims description 2
- 229910052703 rhodium Inorganic materials 0.000 claims description 2
- 229910052707 ruthenium Inorganic materials 0.000 claims description 2
- 229910052706 scandium Inorganic materials 0.000 claims description 2
- 229910052718 tin Inorganic materials 0.000 claims description 2
- 229910052720 vanadium Inorganic materials 0.000 claims description 2
- 229910052725 zinc Inorganic materials 0.000 claims description 2
- 229910052745 lead Inorganic materials 0.000 claims 1
- 230000001590 oxidative effect Effects 0.000 claims 1
- 239000002245 particle Substances 0.000 abstract description 4
- 230000027756 respiratory electron transport chain Effects 0.000 abstract 1
- -1 twin grain boundary Substances 0.000 abstract 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 22
- 238000002425 crystallisation Methods 0.000 description 14
- 230000008025 crystallization Effects 0.000 description 13
- 238000010586 diagram Methods 0.000 description 12
- 230000008901 benefit Effects 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 230000007423 decrease Effects 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- 238000012545 processing Methods 0.000 description 3
- 239000010453 quartz Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000005224 laser annealing Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 208000031481 Pathologic Constriction Diseases 0.000 description 1
- 235000004522 Pentaglottis sempervirens Nutrition 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 235000002597 Solanum melongena Nutrition 0.000 description 1
- 244000061458 Solanum melongena Species 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000001994 activation Methods 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 238000007664 blowing Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 238000001803 electron scattering Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 230000036262 stenosis Effects 0.000 description 1
- 208000037804 stenosis Diseases 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000007725 thermal activation Methods 0.000 description 1
- 239000003643 water by type Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1277—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1281—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor by using structural features to control crystal growth, e.g. placement of grain filters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78663—Amorphous silicon transistors
- H01L29/78666—Amorphous silicon transistors with normal-type structure, e.g. with top gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78663—Amorphous silicon transistors
- H01L29/78669—Amorphous silicon transistors with inverted-type structure, e.g. with bottom gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Nonlinear Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Recrystallisation Techniques (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (51)
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 절연체와, 상기 절연체 상에 형성된 다결정 박막과, 상기 다결정 박막 표면부에 형성된 소스영역, 드레인영역, 게이트전극, 상기 게이트전극과 협동관계에 있는 채널영역으로 이루어지는 트랜지스터를 가지며, 상기 다결정 박막은 Ⅳ족 원소 단독 혹은 그들 원소의 혼합물로 이루어지는 결정립(結晶粒)으로 구성되고, 그들의 결정입계가 다이아몬드 구조의 {111} 쌍정(雙晶)인 박막 반도체장치에 있어서,상기 절연체는 유리기판이며, 상기 다결정 박막은 Si 박막이고, 상기 Si 박막은 막두께 10 ~ 150㎚를 가지며, 또 상기 Si 박막은 기판 표면에 평행한 {110}면을 가지는 복수의 결정립을 가지고 있고, 상기 소스영역과 상기 드레인영역을 결선(結線)상에 있어서, 결정이 완전한 {110}면이 되는 영역이 존재하는 것을 특징으로 하는 박막 반도체장치.
- 절연체와, 상기 절연체 상에 형성된 다결정 박막과, 상기 다결정 박막 표면부에 형성된 소스영역, 드레인영역, 게이트전극, 상기 게이트전극과 협동관계에 있는 채널영역으로 이루어지는 트랜지스터를 가지며, 상기 다결정 박막은 Ⅳ족 원소 단독 혹은 그들 원소의 혼합물로 이루어지는 결정립으로 구성되고, 그들의 결정입계가 다이아몬드 구조의 {111} 쌍정인 박막 반도체장치에 있어서,상기 채널영역에서 상기 {111} 쌍정의 접합을 가진 2면 내지 5면의 입계(粒界)가 상기 절연체에 평행한 {110}면을 가지고, 또 상기 다결정 박막 상의 일점에서 결합한 구조를 적어도 하나 가지며, 상기 소스영역과 상기 드레인영역을 결선 상에 있어서, 결정이 완전한 {110}면이 되는 영역이 존재하는 것을 특징으로 하는 박막 반도체장치.
- 절연체와, 상기 절연체 상에 형성된 반도체 박막과, 상기 반도체 박막의 표면부에 형성된 소스영역, 드레인영역, 채널영역, 게이트전극부로 이루어지는 트랜지스터를 가지며, 상기 반도체 박막은 Ⅳ족 원소의 비정질영역과 상기 소스영역과 상기 드레인영역을 연결하는 가늘고 긴 가지 모양의 Ⅳ족 원소의 결정영역을 가지는 박막 반도체장치에 있어서,상기 채널영역에서, 상기 {111} 쌍정의 접합을 가진 2면 내지 5면의 결정립이 상기 절연체 표면에 평행한 {110}면을 가지고, 또 상기 가지 모양 결정의 일점에서 결합한 구조를 적어도 하나 가지고 있으며, 상기 소스영역과 상기 드레인영역을 결선 상에 있어서, 결정이 완전한 {110}면이 되는 영역이 존재하는 것을 특징으로 하는 박막 반도체장치.
- 절연체의 상부에 설치된 반도체 박막층; 상기 반도체 박막층에 형성된 복수의 절연게이트형 반도체소자, 이 각 반도체소자는 상기 반도체 박막층 표면에 게이트 절연막에 의해 이 반도체 박막층에서 분리된 게이트전극을 가지고 있으며; 그리고 적어도 2개의 상기 게이트 절연막의 사이에 위치하고 상기 게이트 절연막 바로 밑을 제외하는 상기 반도체 박막층의 표면부에 설치된 결정성장핵 금속으로 이루어지는 박막 반도체 집적회로장치에 있어서,상기 게이트 절연막에 접하는 상기 반도체 박막층은 다이아몬드 구조의 {111} 쌍정으로 접합된 반도체 결정립으로 이루어지며, 상기 소스영역과 상기 드레인영역을 결선 상에 있어서, 결정이 완전한 {110}면이 되는 영역이 존재하는 것을 특징으로 하는 박막 반도체 집적회로장치.
- 절연체와, 상기 절연체 상에 형성된 반도체 박막과, 상기 반도체 박막의 표면부에 형성된 소스영역, 드레인영역, 채널영역, 게이트전극부로 이루어지는 트랜지스터를 가지고, 상기 반도체 박막은 Ⅳ족 원소의 비정질영역과 상기 소스영역과 상기 드레인영역을 연결하는 가늘고 긴 가지 모양의 Ⅳ족 원소의 결정영역을 가지는 박막 반도체장치에 있어서,상기 가지 모양 결정영역은 상기 기판 표면에 평행한 {110}면과 상기 가지의 장축(長軸)에 수직인 {111}면을 가지는 하나의 가늘고 긴 단결정립에서 복수로 분기한 것이며, 상기 복수의 분기한 가지끼리는 39.0도, 70.5도, 109.5도 중 어느 한 각도로 접합하고, 그 접합면이 다이아몬드 구조의 {111} 쌍정으로 되어 있으며, 상기 소스영역과 상기 드레인영역을 결선 상에 있어서, 결정이 완전한 {110}면이 되는 영역이 존재하는 것을 특징으로 하는 박막 반도체장치.
- 절연체; 상기 절연체 상부에 설치되어 일주(一主) 표면을 가지는 반도체층, 상기 반도체층은 복수의 반도체 결정립을 가지고, 상기 복수의 반도체 결정립은 {110}면을 가지며 그 계면이 {111} 쌍정경계에서 접합되고, 또 상기 {110}면에서 상기 주 표면을 구성하고 있는; 및 상기 반도체층의 상기 주표면을 절연막을 통해 덮는 게이트전극으로 이루어지고, 상기 소스영역과 상기 드레인영역을 결선 상에 있어서, 결정이 완전한 {110}면이 되는 영역이 존재하는 것을 특징으로 하는 반도체장치.
- 절연체와, 상기 절연체 상에 형성된 다결정 박막과, 상기 다결정 박막 표면부에 형성된 소스영역, 드레인영역, 게이트전극, 상기 게이트전극과 협동관계에 있는 채널영역으로 이루어지는 트랜지스터를 가지며, 상기 다결정 박막은 Ⅳ족 원소 단독 혹은 그들 원소의 혼합물로 이루어지는 결정립으로 구성되고, 그들의 결정입계가 다이아몬드 구조의 {111} 쌍정인 박막 반도체장치에 있어서,상기 다결정 박막은 n층(n은 복수)의 반도체 박막을 적층시킨 구조로 되며, 상기 제 n번째의 반도체 박막 표면부에 상기 소스영역, 드레인영역, 채널영역, 게이트전극으로 이루어지는 트랜지스터가 형성되고, 제 k번째(k = 1 ~ n)의 반도체 박막은 k의 값이 크게 됨에 따라 결정립이 큰 상기 다결정을 가지며, 제 n번째의 반도체 박막의 결정입계가 상기 다이아몬드 구조의 {111} 쌍정인 것을 특징으로 하는 박막 반도체장치.
- 절연체와, 상기 절연체 상에 형성된 반도체 박막과, 상기 반도체 박막의 표면부에 형성된 소스영역, 드레인영역, 채널영역, 게이트전극부로 이루어지는 트랜지스터를 가지고, 상기 반도체 박막은 Ⅳ족 원소의 비정질영역과 상기 소스영역과 상기 드레인영역을 연결하는 가늘고 긴 가지 모양의 Ⅳ족 원소의 결정영역을 가지는 박막 반도체장치에 있어서,상기 반도체 박막은 n층(n은 복수)의 반도체 박막을 적층시킨 구조로 구성되며, 이 n번째의 반도체 박막의 표면부에 상기 소스영역, 드레인영역, 채널영역, 게이트전극부가 형성된 트랜지스터를 가지고, 제 k번째(k = 1 ~ n)의 반도체 박막은 k의 값이 크게 됨에 따라 상기 가지 모양 결정의 굵기, 길이가 증가하며, 제 n번째의 반도체 박막의 결정입계가 다이아몬드 구조의 {111} 쌍정인 것을 특징으로 하는 박막 반도체장치.
- 다이아몬드 구조의 {111} 쌍정경계에서 접합된 복수의 반도체 결정립에 의해 구성된 반도체 박막의 표면을 산화하여 게이트 절연막을 형성하고, 이 게이트 절연막 상에 게이트전극을 형성하는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 그 표면부에 결정성장핵 금속을 부분적으로 설치한 비정질 반도체 박막을 절연체의 주(主) 표면의 상부에 형성하고, 상기 반도체 박막을 가열처리하여 상기 결정성장핵 금속에서 상기 절연체기판의 주 표면방향으로 상기 반도체의 결정을 성장시키는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 절연체의 상부에 비정질 Si 박막을 퇴적하는 공정과,채널을 형성해야할 표면을 제외하고 상기 박막의 표면에 결정성장핵 금속을 설치하는 공정과,상기 비정질 Si 박막을 가열하여 상기 채널을 형성해야할 표면에 쌍정입계에서 접합된 상기 Si의 결정립을 형성하는 공정과,상기 Si 박막의 상기 채널을 형성해야할 표면 상에 게이트 절연막을 통해 게이트전극을 설치하는 공정을 가지는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 절연체의 상부에 두께 10 ~ 150㎚의 비정질 Si 박막을 퇴적하는 공정과,채널을 형성해야할 표면을 제외하고 상기 박막의 표면에 결정성장핵 금속을 설치하는 공정과,상기 비정질 Si 박막을 360 ~ 600℃의 온도로 가열하는 공정과,상기 Si 박막의 상기 채널을 형성해야할 표면부에 게이트 절연막을 통해 게이트전극을 설치하는 공정을 가지는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 제 45 항 또는 제 46 항에 있어서,상기 절연체는 유리기판으로 이루어지며, 상기 비정질 Si 박막은 상기 기판을 300℃ 내지 600℃의 온도로 가열하여 형성되는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 절연체의 상부에 제1 비정질 Si 박막을 퇴적하는 공정과,박막트랜지스터의 활성영역으로 해야 할 영역을 제외하고 상기 제1 박막의 영역에 결정성장핵 금속을 설치하는 공정과,상기 제1 Si 박막을 가열하여 결정화하는 공정과,이렇게 해서 얻어진 상기 제1 Si 박막의 상부에 제2 비정질 Si 박막을 퇴적하는 공정과,상기 제2 박막을 가열하여 상기 활성영역으로 해야 할 상기 제2 박막의 영역에 쌍정경계에서 접합된 상기 Si의 결정립을 형성하는 공정과,상기 제2 박막의 상기 활성영역의 표면 상에 게이트 절연막을 설치하는 공정과,상기 게이트 절연막 상에 게이트전극을 설치하는 공정을 가지는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 제 43 항 또는 제 44 항에 있어서,상기 반도체 박막은 C, Si, Ge, Sn 및 Pb로 이루어지는 Ⅳ족 원소의 어느 것인가 혹은 그들의 혼합물로 이루어지는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 제 44 항, 제 45 항, 제 46 항 또는 제 48 항 중 어느 한 항에 있어서,상기 결정성장핵 금속은 Sc, Ti, V, Cr, Mn, Fe, Co, Ni, Cu, Zn, Ru, Rh, Pd, Ag, Os, Ir, Pt, Au 중 어느 것인가 혹은 그들의 합금으로 이루어지는 금속(M), 혹은 상기 금속(M)과 상기 Ⅳ족 원소의 화합물 MxAy(A는 상기 Ⅳ족 원소, x와 y는 M과 A와의 혼정비(混晶比)), 혹은 상기 금속(M)과 상기 Ⅳ족 원소의 적층구조로 이루어지는 것을 특징으로 하는 박막 반도체장치의 제조방법.
- 제 45 항 또는 제 48 항에 있어서,상기 가열처리를 행하기 전에, 상기 성장핵 금속과 상기 채널을 형성해야 할 표면 또는 활성영역과의 사이에, 상기 비정질 박막의 일부를 삭제하든지 혹은 일부를 다른 재료로 치환함으로써 병목부를 형성하는 공정을 가지는 것을 특징으로 하는 박막 반도체장치의 제조방법.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP99-309499 | 1999-10-29 | ||
JP30949999 | 1999-10-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010067364A KR20010067364A (ko) | 2001-07-12 |
KR100790059B1 true KR100790059B1 (ko) | 2007-12-31 |
Family
ID=34611343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000063440A KR100790059B1 (ko) | 1999-10-29 | 2000-10-27 | 반도체장치, 그 제조방법 및 액정표시장치 |
Country Status (3)
Country | Link |
---|---|
US (3) | US6903372B1 (ko) |
KR (1) | KR100790059B1 (ko) |
TW (1) | TWI243432B (ko) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4401448B2 (ja) * | 1997-02-24 | 2010-01-20 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
JP2002176180A (ja) * | 2000-12-06 | 2002-06-21 | Hitachi Ltd | 薄膜半導体素子及びその製造方法 |
US7238557B2 (en) * | 2001-11-14 | 2007-07-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating the same |
KR100885013B1 (ko) * | 2002-01-03 | 2009-02-20 | 삼성전자주식회사 | 박막 트랜지스터 및 액정 표시 장치 |
JP4628040B2 (ja) | 2004-08-20 | 2011-02-09 | 株式会社半導体エネルギー研究所 | 半導体素子を備えた表示装置の製造方法 |
JP2007088364A (ja) * | 2005-09-26 | 2007-04-05 | Hitachi Displays Ltd | 表示装置 |
US9293597B2 (en) * | 2010-07-30 | 2016-03-22 | Hitachi, Ltd. | Oxide semiconductor device |
CN202405261U (zh) * | 2011-08-23 | 2012-08-29 | 广东中显科技有限公司 | 一种掩膜金属诱导晶化的多晶硅薄膜 |
GB2526880A (en) * | 2014-06-06 | 2015-12-09 | Univ Southampton | Melt-growth of single-crystal alloy semiconductor structures and semiconductor assemblies incorporating such structures |
US10964811B2 (en) * | 2019-08-09 | 2021-03-30 | Micron Technology, Inc. | Transistor and methods of forming transistors |
US11024736B2 (en) | 2019-08-09 | 2021-06-01 | Micron Technology, Inc. | Transistor and methods of forming integrated circuitry |
EP4010930A4 (en) | 2019-08-09 | 2023-03-01 | Micron Technology, Inc. | TRANSISTOR AND METHOD OF MAKING TRANSISTORS |
US11637175B2 (en) | 2020-12-09 | 2023-04-25 | Micron Technology, Inc. | Vertical transistors |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR940003097A (ko) * | 1992-07-01 | 1994-02-19 | 오가 노리오 | 박막트랜지스터의 제조방법 |
KR950021777A (ko) * | 1993-12-20 | 1995-07-26 | 쯔지 하루오 | 반도체 장치 및 그 제조방법 |
KR19990024014A (ko) * | 1997-08-26 | 1999-03-25 | 순페이 야마자키 | 반도체 장치 |
KR100209198B1 (ko) * | 1994-03-28 | 1999-07-15 | 쓰지 하루오 | 반도체장치 및 그 제조방법 |
KR100333154B1 (ko) * | 1994-09-15 | 2002-11-30 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체장치제조방법 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3613594B2 (ja) * | 1993-08-19 | 2005-01-26 | 株式会社ルネサステクノロジ | 半導体素子およびこれを用いた半導体記憶装置 |
US6060375A (en) * | 1996-07-31 | 2000-05-09 | Lsi Logic Corporation | Process for forming re-entrant geometry for gate electrode of integrated circuit structure |
JP4068219B2 (ja) * | 1997-10-21 | 2008-03-26 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
JP2001051292A (ja) * | 1998-06-12 | 2001-02-23 | Semiconductor Energy Lab Co Ltd | 半導体装置および半導体表示装置 |
JP2000331932A (ja) * | 1999-05-18 | 2000-11-30 | Hitachi Ltd | 多結晶半導体薄膜,その製造方法,半導体装置,半導体装置の製造方法および電子装置 |
JP2001023899A (ja) * | 1999-07-13 | 2001-01-26 | Hitachi Ltd | 半導体薄膜とその半導体膜を用いた液晶表示装置及びその製造方法 |
US6822391B2 (en) * | 2001-02-21 | 2004-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, electronic equipment, and method of manufacturing thereof |
-
2000
- 2000-10-20 TW TW089122120A patent/TWI243432B/zh not_active IP Right Cessation
- 2000-10-27 KR KR1020000063440A patent/KR100790059B1/ko not_active IP Right Cessation
- 2000-10-30 US US09/698,274 patent/US6903372B1/en not_active Expired - Lifetime
-
2005
- 2005-06-07 US US11/146,016 patent/US7317207B2/en not_active Expired - Fee Related
-
2008
- 2008-01-04 US US11/969,488 patent/US20080111134A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR940003097A (ko) * | 1992-07-01 | 1994-02-19 | 오가 노리오 | 박막트랜지스터의 제조방법 |
KR950021777A (ko) * | 1993-12-20 | 1995-07-26 | 쯔지 하루오 | 반도체 장치 및 그 제조방법 |
KR100209198B1 (ko) * | 1994-03-28 | 1999-07-15 | 쓰지 하루오 | 반도체장치 및 그 제조방법 |
KR100333154B1 (ko) * | 1994-09-15 | 2002-11-30 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체장치제조방법 |
KR19990024014A (ko) * | 1997-08-26 | 1999-03-25 | 순페이 야마자키 | 반도체 장치 |
Also Published As
Publication number | Publication date |
---|---|
US20080111134A1 (en) | 2008-05-15 |
KR20010067364A (ko) | 2001-07-12 |
TWI243432B (en) | 2005-11-11 |
US6903372B1 (en) | 2005-06-07 |
US7317207B2 (en) | 2008-01-08 |
US20050230683A1 (en) | 2005-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6501095B2 (en) | Thin film transistor | |
US7317207B2 (en) | Semiconductor device, method of making the same and liquid crystal display device | |
US6300175B1 (en) | Method for fabricating thin film transistor | |
US7157737B2 (en) | Structures with seeded single-crystal domains | |
KR100785020B1 (ko) | 하부 게이트 박막 트랜지스터 및 그 제조방법 | |
US6500736B2 (en) | Crystallization method of amorphous silicon | |
JPH02140915A (ja) | 半導体装置の製造方法 | |
JPH0864831A (ja) | 半導体装置及びその製造方法 | |
JPH1197667A (ja) | 超微粒子あるいは超細線の形成方法およびこの形成方法による超微粒子あるいは超細線を用いた半導体素子 | |
US6531348B2 (en) | Method for crystallizing amorphous silicon and fabricating thin film transistor using crystallized silicon | |
US20150001523A1 (en) | Thin film transistor and organic light emitting device including polycrystalline silicon layer | |
WO2006038351A1 (ja) | 結晶質半導体膜およびその製造方法 | |
JP4329312B2 (ja) | 薄膜半導体装置、その製造方法及び画像表示装置 | |
KR100783224B1 (ko) | 박막 반도체 집적회로장치, 그것을 이용한 화상 표시장치및 그 제조방법 | |
KR100785019B1 (ko) | 하부 게이트 박막 트랜지스터 및 그 제조방법 | |
JPS59229815A (ja) | 半導体基板の製造方法 | |
JP2001196598A (ja) | 半導体装置、その製造方法及び液晶表示装置 | |
JP3582766B2 (ja) | 半導体装置の製造方法 | |
US7407848B2 (en) | Methods of manufacturing semiconductor thin film, electronic device and liquid crystal display device | |
KR20000074451A (ko) | 박막 트랜지스터와 액정표시장치 및 그 제조방법 | |
JP4618957B2 (ja) | 結晶性シリコン膜の形成方法、半導体装置、ディスプレイ装置 | |
JPH08148425A (ja) | 半導体装置およびその製造方法 | |
JPH0360043A (ja) | 半導体薄膜の製造方法およびその半導体薄膜を用いた薄膜トランジスタの製造方法 | |
KR101306137B1 (ko) | 유기 전계발광 표시장치 및 액정표시장치 | |
JP2876598B2 (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
G170 | Re-publication after modification of scope of protection [patent] | ||
FPAY | Annual fee payment |
Payment date: 20121130 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20131210 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20141205 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20151118 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20161123 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20171117 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |