KR100562730B1 - 변환기의 입력 신호와 출력 신호를 비교하는 디지털-아날로그 변환기의 ｄ.ｃ. 오프셋 보정 - Google Patents

변환기의 입력 신호와 출력 신호를 비교하는 디지털-아날로그 변환기의 ｄ.ｃ. 오프셋 보정 Download PDF

Info

Publication number
KR100562730B1
KR100562730B1 KR1020007014962A KR20007014962A KR100562730B1 KR 100562730 B1 KR100562730 B1 KR 100562730B1 KR 1020007014962 A KR1020007014962 A KR 1020007014962A KR 20007014962 A KR20007014962 A KR 20007014962A KR 100562730 B1 KR100562730 B1 KR 100562730B1
Authority
KR
South Korea
Prior art keywords
signal
digital
offset
offset correction
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020007014962A
Other languages
English (en)
Korean (ko)
Other versions
KR20010053265A (ko
Inventor
워커브레트크리스토퍼
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20010053265A publication Critical patent/KR20010053265A/ko
Application granted granted Critical
Publication of KR100562730B1 publication Critical patent/KR100562730B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/38—Angle modulation by converting amplitude modulation to angle modulation
    • H03C3/40—Angle modulation by converting amplitude modulation to angle modulation using two signal paths the outputs of which have a predetermined phase difference and at least one output being amplitude-modulated
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0602—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic
    • H03M1/0604—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic at one point, i.e. by adjusting a single reference value, e.g. bias or gain error
    • H03M1/0607—Offset or drift compensation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/0678—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components
    • H03M1/068—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS
    • H03M1/0682—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS using a differential network structure, i.e. symmetrical with respect to ground
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Dc Digital Transmission (AREA)
  • Automatic Disk Changers (AREA)
KR1020007014962A 1998-06-30 1999-06-29 변환기의 입력 신호와 출력 신호를 비교하는 디지털-아날로그 변환기의 ｄ.ｃ. 오프셋 보정 Expired - Fee Related KR100562730B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/107,054 US6154158A (en) 1998-06-30 1998-06-30 Digital-to-analog converter D.C. offset correction comparing converter input and output signals
US09/107,054 1998-06-30

Publications (2)

Publication Number Publication Date
KR20010053265A KR20010053265A (ko) 2001-06-25
KR100562730B1 true KR100562730B1 (ko) 2006-03-20

Family

ID=22314600

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020007014962A Expired - Fee Related KR100562730B1 (ko) 1998-06-30 1999-06-29 변환기의 입력 신호와 출력 신호를 비교하는 디지털-아날로그 변환기의 ｄ.ｃ. 오프셋 보정

Country Status (13)

Country Link
US (2) US6154158A (enExample)
EP (1) EP1090461B1 (enExample)
JP (2) JP4422333B2 (enExample)
KR (1) KR100562730B1 (enExample)
CN (1) CN1183678C (enExample)
AT (1) ATE313169T1 (enExample)
AU (1) AU759884B2 (enExample)
BR (1) BR9911734A (enExample)
CA (1) CA2334999A1 (enExample)
DE (1) DE69928934T2 (enExample)
ES (1) ES2258334T3 (enExample)
ID (1) ID28175A (enExample)
WO (1) WO2000001073A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9525205B2 (en) 2013-04-02 2016-12-20 Electronics And Telecommunications Research Institute Beam forming device and method for forming beam using the same

Families Citing this family (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6137826A (en) * 1997-11-17 2000-10-24 Ericsson Inc. Dual-mode modulation systems and methods including oversampling of narrow bandwidth signals
JP2000151403A (ja) * 1998-11-04 2000-05-30 Internatl Business Mach Corp <Ibm> デジタル／アナログ変換器及び変換方法
US6611567B1 (en) * 1999-01-29 2003-08-26 Agere Systems, Inc. Method and apparatus for pulse shaping
US6434204B1 (en) * 1999-03-04 2002-08-13 Lucent Technologies Inc. Method and system for DC offset correction of a quadrature modulated RF signal
SE514770C2 (sv) * 1999-05-25 2001-04-23 Ericsson Telefon Ab L M Förfarande och arrangemang för korrigering av offsetfel vid A/D-omvandling
DE19948370A1 (de) * 1999-10-06 2001-06-21 Infineon Technologies Ag Einrichtung und Verfahren zur Verarbeitung eines digitalen Datensignals in einem CDMA-Funksender
US7170996B1 (en) * 1999-10-18 2007-01-30 Qualcomm Incorporated Random number generation for encrypting cellular communications
US6658065B1 (en) * 2000-02-29 2003-12-02 Skyworks Solutions, Inc. System of and method for reducing or eliminating the unwanted sideband in the output of a transmitter comprising a quadrature modulator followed by a translational loop
JP3515747B2 (ja) * 2000-09-29 2004-04-05 沖電気工業株式会社 ディジタル・アナログ変換回路
US6907235B2 (en) * 2001-01-02 2005-06-14 Texas Instruments Incorporated Apparatus and method for canceling DC offset in communications signals
US20030021357A1 (en) * 2001-07-24 2003-01-30 Victor Korol Method and apparatus of zero deflection
DE10136741A1 (de) * 2001-07-27 2002-10-31 Infineon Technologies Ag Schaltungsanordnung zur Regelung eines Signal-Gleichanteils und Mobilfunksender
DE60123599T2 (de) * 2001-08-01 2008-01-31 Alcatel Lucent Messung der Augenöffnung eines Signales
TW521499B (en) * 2002-02-18 2003-02-21 Winbond Electronics Corp Direct digital synthesizer
SE523353C2 (sv) * 2002-04-26 2004-04-13 Ericsson Telefon Ab L M Digital-/Analogomvandlare med felkompensering
DE10226326A1 (de) * 2002-06-11 2004-01-15 Schering Ag 9-alpha-substiuierte Estratriene als selektiv wirksame Estrogene
US6737999B2 (en) * 2002-09-03 2004-05-18 Analog Devices, Inc. Mismatch-shaping for a quadrature digital-to-analog converter
US7580960B2 (en) * 2003-02-21 2009-08-25 Motionpoint Corporation Synchronization of web site content between languages
US7358885B2 (en) * 2003-02-28 2008-04-15 Silicon Laboratories, Inc. Mixing DAC architectures for a radio frequency receiver
US7447493B2 (en) * 2003-02-28 2008-11-04 Silicon Laboratories, Inc. Tuner suitable for integration and method for tuning a radio frequency signal
EP1611688A4 (en) * 2003-02-28 2006-05-31 Silicon Lab Inc ACCORDING CIRCUIT FOR HIGH FREQUENCY RECEIVERS AND CORRESPONDING METHOD
US7425995B2 (en) * 2003-02-28 2008-09-16 Silicon Laboratories, Inc. Tuner using a direct digital frequency synthesizer, television receiver using such a tuner, and method therefor
JP2005005873A (ja) * 2003-06-10 2005-01-06 Matsushita Electric Ind Co Ltd オフセット補償機能付きｄ／ａ変換装置およびｄ／ａ変換装置のオフセット補償方法
US6919833B2 (en) * 2003-09-04 2005-07-19 Regan N. Mills Parallel converter topology for reducing non-linearity errors
TWI236233B (en) * 2003-12-26 2005-07-11 Winbond Electronics Corp Apparatus and method for detecting and compensating current offset
TWI235555B (en) * 2004-03-18 2005-07-01 Mediatek Inc DAC DC offset calibration method and related apparatus
US8204466B2 (en) * 2004-05-21 2012-06-19 Realtek Semiconductor Corp. Dynamic AC-coupled DC offset correction
JP3971414B2 (ja) * 2004-07-16 2007-09-05 ローム株式会社 Ａ／ｄ変換装置、およびこれを用いた通信機器
US8072277B1 (en) 2005-06-30 2011-12-06 Cypress Semiconductor Corporation Spread spectrum frequency synthesizer
US7932787B1 (en) 2005-06-30 2011-04-26 Cypress Semiconductor Corporation Phase lock loop control system and method
US7701297B1 (en) 2005-06-30 2010-04-20 Cypress Semiconductor Corporation Spread spectrum frequency synthesizer with improved frequency shape by adjusting the length of a standard curve used for spread spectrum modulation
US8174326B1 (en) * 2005-06-30 2012-05-08 Cypress Semiconductor Corporation Phase lock loop control error selection system and method
US7948327B1 (en) 2005-06-30 2011-05-24 Cypress Semiconductor Corporation Simplified phase lock loop control model system and method
US7813411B1 (en) 2005-06-30 2010-10-12 Cypress Semiconductor Corporation Spread spectrum frequency synthesizer with high order accumulation for frequency profile generation
US7961059B1 (en) 2005-06-30 2011-06-14 Cypress Semiconductor Corporation Phase lock loop control system and method with non-consecutive feedback divide values
US7741918B1 (en) 2005-06-30 2010-06-22 Cypress Semiconductor Corporation System and method for an enhanced noise shaping for spread spectrum modulation
US7912109B1 (en) 2005-06-30 2011-03-22 Cypress Semiconductor Corporation Spread spectrum frequency synthesizer with first order accumulation for frequency profile generation
US7773968B2 (en) * 2006-11-30 2010-08-10 Silicon Laboratories, Inc. Interface/synchronization circuits for radio frequency receivers with mixing DAC architectures
CN101212436B (zh) * 2006-12-25 2010-11-03 联芯科技有限公司 高通滤波器的频响特性的补偿装置及方法及零中频接收机
KR20100005217A (ko) * 2007-05-16 2010-01-14 인텔렉츄얼 벤처스 홀딩 40 엘엘씨 저전력 디지털-아날로그 변환기
JP2008292325A (ja) * 2007-05-24 2008-12-04 Sanyo Electric Co Ltd 信号検出回路
US8285554B2 (en) * 2007-07-27 2012-10-09 Dsp Group Limited Method and system for dynamic aliasing suppression
US8503695B2 (en) * 2007-09-28 2013-08-06 Qualcomm Incorporated Suppressing output offset in an audio device
CN101494443B (zh) * 2008-01-23 2011-10-12 财团法人工业技术研究院 直流偏移校正电路及方法
US7782127B2 (en) * 2008-01-25 2010-08-24 Broadcom Corporation Multi-mode reconstruction filter
US7825844B2 (en) * 2008-02-06 2010-11-02 Qualcomm Incorporated Adaptive high-order digital-to-analog conversion
CN101552753B (zh) * 2008-03-31 2012-12-26 晨星半导体股份有限公司 无线通信装置的直流偏移校正电路及其校正方法
DE102008038356B4 (de) * 2008-08-19 2010-05-12 Siemens Aktiengesellschaft Zählratengesteuertes Schema einer elektronischen Schaltung zur Bereitstellung eines stabilen Basispegelsignals für hohe Signalintensitäten
JP2010054218A (ja) * 2008-08-26 2010-03-11 Toyota Central R&D Labs Inc デジタル信号処理装置及びそれを有するフェーズドアレイレーダ
US20120288035A1 (en) * 2011-05-11 2012-11-15 Udo Karthaus Base-band to radio frequency up-converter
JP5742556B2 (ja) * 2011-07-29 2015-07-01 富士通セミコンダクター株式会社 Ａｄｃ
US8471741B2 (en) * 2011-11-14 2013-06-25 Analog Devices, Inc. Method and device for reducing inter-channel coupling in interleaved and multi-channel ADCs
US8681026B2 (en) * 2012-02-29 2014-03-25 Silicon Laboratories Inc. Digital to analog converter
CN103532891B (zh) * 2012-07-06 2016-09-07 展讯通信（上海）有限公司 接收机及直流估计方法和装置、直流消除方法和装置
KR101987284B1 (ko) 2012-12-13 2019-06-10 삼성전자주식회사 ＯＯＫ（Ｏｎ－Ｏｆｆ Ｋｅｙｉｎｇ）수신기에서 송신 심볼의 검출을 위한 임계값을 적응적으로 설정하는 장치 및 방법
JP6150245B2 (ja) 2013-03-07 2017-06-21 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ 送信装置、受信装置、通信システム、回路装置、通信方法およびプログラム
US9154147B2 (en) * 2013-03-15 2015-10-06 Integrated Device Technology Inc. Systems and methods for estimation of offset and gain errors in a time-interleaved analog-to-digital converter
US9130586B1 (en) * 2013-11-14 2015-09-08 Systems & Technology Research, Llc System and method of digital-to-analog signal conversion
KR20150144196A (ko) 2014-06-16 2015-12-24 삼성전기주식회사 오프셋 상쇄 장치, 그를 이용한 아날로그-디지털 변환기 및 아날로그-디지털 변환기의 오프셋 상쇄 방법
ITUB20153503A1 (it) * 2015-09-09 2017-03-09 St Microelectronics Srl Procedimento e dispositivo di controllo della dinamica, apparecchiatura e prodotto informatico
CN105337615A (zh) * 2015-12-01 2016-02-17 深圳市思榕科技有限公司 一种产生高精度dac电压的方法
WO2017185315A1 (en) * 2016-04-29 2017-11-02 Teradyne (Shanghai) Co., Ltd. Method and test system for providing accurate analog signals
US10243614B1 (en) * 2018-01-26 2019-03-26 Kandou Labs, S.A. Method and system for calibrating multi-wire skew
DE102018106071B4 (de) * 2018-03-15 2019-12-12 Tdk Electronics Ag Verstärkerschaltungsanordnung und Verfahren zum Kalibrieren derselben
CA3094573A1 (en) * 2019-10-09 2021-04-09 Schneider Electric USA, Inc. Systems and methods for removing low frequency offset components from a digital data stream
CN111030690B (zh) * 2019-12-24 2023-09-15 山东浪潮科学研究院有限公司 一种零中频波形发生系统的直流偏置校准装置及方法
US11368277B1 (en) * 2021-04-21 2022-06-21 Apple Inc. Accurate sign change for radio frequency transmitters
US11489535B1 (en) * 2021-05-11 2022-11-01 Nxp B.V. Analog-to-digital converter (ADC) testing
CN113670357B (zh) * 2021-08-03 2024-06-21 深圳市汇川技术股份有限公司 信号处理方法及电路
TWI813496B (zh) * 2022-11-07 2023-08-21 瑞昱半導體股份有限公司 射頻電路及其校正方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60165831A (ja) * 1984-02-09 1985-08-29 Sharp Corp Ｐｃｍ方式再生装置
JPH02308643A (ja) * 1989-05-24 1990-12-21 Toshiba Corp ディジタル変調器
FI96811C (fi) * 1993-11-30 1996-08-26 Nokia Mobile Phones Ltd Menetelmä ja piirijärjestely D/A-muuntimen DC-erojännitteen kompensoimiseksi
JPH09261053A (ja) * 1996-03-18 1997-10-03 Hitachi Ltd Ｄ／ａ変換出力回路
US6100827A (en) * 1998-09-11 2000-08-08 Ericsson Inc. Modulation systems and methods that compensate for DC offset introduced by the digital-to-analog converter and/or the low pass filter thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9525205B2 (en) 2013-04-02 2016-12-20 Electronics And Telecommunications Research Institute Beam forming device and method for forming beam using the same

Also Published As

Publication number Publication date
WO2000001073A1 (en) 2000-01-06
DE69928934T2 (de) 2006-08-24
JP2002519925A (ja) 2002-07-02
KR20010053265A (ko) 2001-06-25
JP4422333B2 (ja) 2010-02-24
CN1183678C (zh) 2005-01-05
HK1036530A1 (en) 2002-01-04
AU759884B2 (en) 2003-05-01
CN1307749A (zh) 2001-08-08
ID28175A (id) 2001-05-10
EP1090461A1 (en) 2001-04-11
DE69928934D1 (de) 2006-01-19
CA2334999A1 (en) 2000-01-06
JP2010045792A (ja) 2010-02-25
BR9911734A (pt) 2002-04-23
US6278391B1 (en) 2001-08-21
EP1090461B1 (en) 2005-12-14
ATE313169T1 (de) 2005-12-15
JP4589443B2 (ja) 2010-12-01
US6154158A (en) 2000-11-28
ES2258334T3 (es) 2006-08-16
AU4726199A (en) 2000-01-17

Similar Documents

Publication Publication Date Title
KR100562730B1 (ko) 변환기의 입력 신호와 출력 신호를 비교하는 디지털-아날로그 변환기의 ｄ.ｃ. 오프셋 보정
US6002352A (en) Method of sampling, downconverting, and digitizing a bandpass signal using a digital predictive coder
RU2142205C1 (ru) Двухрежимная система связи с частотной модуляцией и с множественным доступом с кодовым разделением каналов
US6321073B1 (en) Radiotelephone receiver and method with improved dynamic range and DC offset correction
CN1068471C (zh) 正交接收机中自动增益控制和直流偏移消除的方法和装置
US6535561B2 (en) Dual-mode modulation systems and methods including oversampling of narrow bandwidth signals and DC offset compensation
RU2158474C2 (ru) Линеаризованная цифровая автоматическая регулировка усиления
JP5752764B2 (ja) 調整可能な時間応答を有するディジタル・アナログ変換インタフェース回路
CA2240630C (en) Digital calibration of a transceiver
US20040002318A1 (en) Apparatus and method for calibrating image rejection in radio frequency circuitry
EP1878184A2 (en) Power control system for a continuous time mobile transmiter
US7203476B2 (en) Method and apparatus for minimizing baseband offset error in a receiver
WO2000074241A1 (en) Dc offset correction and hold capability
US6331834B1 (en) Wideband data converter with adaptive segment shuffling
EP1107459B1 (en) Method and apparatus for digitally removing a DC-offset smaller than one LSB
Brannon et al. Redefining the Role of ADCs in Wireless it
US5148169A (en) Method and apparatus for conversion of the sampled signal of an analog input signal
MXPA00012437A (en) Method and apparatus for d.c. offset correction in digital-to-analog converters
HK1021271B (en) Method of sampling, downconverting, and digitizing a bandpass signal using a digital predictive coder
HK1036530B (en) D.c. offset correction in digital-to-analog converters comparing input signals with output signals thereof
JPH09148933A (ja) 特定のビデオ信号内の中間周波信号のディジタル化の方法と、その方法を実行する回路
US20060238393A1 (en) Gain control for cartesian loop transmitter with digital processing
JP2004056825A (ja) 自動周波数制御方法

Legal Events

Date Code Title Description
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20100122

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20110315

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20110315