KR100544362B1 - 메모리 셀 구조적 테스트 방법 및 장치 - Google Patents

메모리 셀 구조적 테스트 방법 및 장치 Download PDF

Info

Publication number
KR100544362B1
KR100544362B1 KR1020037012883A KR20037012883A KR100544362B1 KR 100544362 B1 KR100544362 B1 KR 100544362B1 KR 1020037012883 A KR1020037012883 A KR 1020037012883A KR 20037012883 A KR20037012883 A KR 20037012883A KR 100544362 B1 KR100544362 B1 KR 100544362B1
Authority
KR
South Korea
Prior art keywords
bit line
voltage level
memory cell
latch
memory cells
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020037012883A
Other languages
English (en)
Korean (ko)
Other versions
KR20030085084A (ko
Inventor
트립마이클
마크타크
스피카마이클
Original Assignee
인텔 코오퍼레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인텔 코오퍼레이션 filed Critical 인텔 코오퍼레이션
Publication of KR20030085084A publication Critical patent/KR20030085084A/ko
Application granted granted Critical
Publication of KR100544362B1 publication Critical patent/KR100544362B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5004—Voltage

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Measuring Or Testing Involving Enzymes Or Micro-Organisms (AREA)
  • Micro-Organisms Or Cultivation Processes Thereof (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
KR1020037012883A 2001-03-30 2002-03-08 메모리 셀 구조적 테스트 방법 및 장치 Expired - Fee Related KR100544362B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/823,642 US6757209B2 (en) 2001-03-30 2001-03-30 Memory cell structural test
US09/823,642 2001-03-30
PCT/US2002/007340 WO2002080183A2 (en) 2001-03-30 2002-03-08 Memory cell structural test

Publications (2)

Publication Number Publication Date
KR20030085084A KR20030085084A (ko) 2003-11-01
KR100544362B1 true KR100544362B1 (ko) 2006-01-23

Family

ID=25239313

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020037012883A Expired - Fee Related KR100544362B1 (ko) 2001-03-30 2002-03-08 메모리 셀 구조적 테스트 방법 및 장치

Country Status (9)

Country Link
US (1) US6757209B2 (enExample)
EP (1) EP1374250B1 (enExample)
JP (1) JP2004530243A (enExample)
KR (1) KR100544362B1 (enExample)
CN (1) CN100538910C (enExample)
AT (1) ATE329354T1 (enExample)
DE (1) DE60212103T2 (enExample)
MY (1) MY127555A (enExample)
WO (1) WO2002080183A2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7480195B2 (en) * 2005-05-11 2009-01-20 Micron Technology, Inc. Internal data comparison for memory testing
US7602778B2 (en) * 2005-06-29 2009-10-13 Cisco Technology, Inc. System and methods for compressing message headers
JP4773791B2 (ja) * 2005-09-30 2011-09-14 富士通セミコンダクター株式会社 半導体記憶装置、およびメモリテスト回路
US7548473B2 (en) * 2006-04-14 2009-06-16 Purdue Research Foundation Apparatus and methods for determining memory device faults
CN101714407B (zh) * 2009-11-12 2012-08-08 钰创科技股份有限公司 行地址保留存储单元触发电路及行地址保留存储单元装置
JP6430194B2 (ja) * 2014-09-29 2018-11-28 ルネサスエレクトロニクス株式会社 半導体記憶装置
CN108051767B (zh) * 2018-01-04 2019-07-19 南京国睿安泰信科技股份有限公司 一种用于集成电路测试仪的自动诊断方法
KR20240111461A (ko) * 2023-01-10 2024-07-17 삼성전자주식회사 정적 랜덤 액세스 메모리의 메모리 셀 어레이 및 이를 포함하는 정적 랜덤 액세스 메모리

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57105897A (en) * 1980-12-23 1982-07-01 Fujitsu Ltd Semiconductor storage device
US4503536A (en) 1982-09-13 1985-03-05 General Dynamics Digital circuit unit testing system utilizing signature analysis
US4527272A (en) 1982-12-06 1985-07-02 Tektronix, Inc. Signature analysis using random probing and signature memory
JPS61261895A (ja) * 1985-05-16 1986-11-19 Toshiba Corp 半導体記憶装置
JPS61292300A (ja) * 1985-06-18 1986-12-23 Toshiba Corp オンチツプメモリテスト容易化回路
JP2523586B2 (ja) * 1987-02-27 1996-08-14 株式会社日立製作所 半導体記憶装置
JP2831767B2 (ja) * 1990-01-10 1998-12-02 株式会社アドバンテスト 半導体メモリ試験装置
JPH04212799A (ja) * 1990-01-31 1992-08-04 Nec Ic Microcomput Syst Ltd テスト回路内蔵半導体メモリ
JPH04211160A (ja) * 1990-03-20 1992-08-03 Mitsubishi Electric Corp 半導体記憶装置
KR940007240B1 (ko) * 1992-02-21 1994-08-10 현대전자산업 주식회사 병렬 테스트 회로
JP3251637B2 (ja) * 1992-05-06 2002-01-28 株式会社東芝 半導体記憶装置
JP3307473B2 (ja) * 1992-09-09 2002-07-24 ソニー エレクトロニクス インコーポレイテッド 半導体メモリの試験回路
JPH07211099A (ja) * 1994-01-12 1995-08-11 Sony Corp 半導体記憶装置の試験装置
JPH07307100A (ja) * 1994-05-11 1995-11-21 Nec Corp メモリ集積回路
US5708598A (en) * 1995-04-24 1998-01-13 Saito; Tamio System and method for reading multiple voltage level memories
JP3607407B2 (ja) * 1995-04-26 2005-01-05 株式会社日立製作所 半導体記憶装置
US5973967A (en) * 1997-01-03 1999-10-26 Programmable Microelectronics Corporation Page buffer having negative voltage level shifter
US6002623A (en) * 1997-02-12 1999-12-14 Micron Technology, Inc. Semiconductor memory with test circuit
JPH10308100A (ja) 1997-05-06 1998-11-17 Mitsubishi Electric Corp 半導体記憶装置
KR100269319B1 (ko) 1997-12-29 2000-10-16 윤종용 동시칼럼선택라인활성화회로를구비하는반도체메모리장치및칼럼선택라인제어방법
US5963497A (en) * 1998-05-18 1999-10-05 Silicon Aquarius, Inc. Dynamic random access memory system with simultaneous access and refresh operations and methods for using the same
KR100308191B1 (ko) 1998-05-28 2001-11-30 윤종용 빌트-인패럴테스트회로를구비한반도체메모리장치
JP2001210095A (ja) * 2000-01-24 2001-08-03 Mitsubishi Electric Corp メモリモジュール
US6353568B1 (en) * 2000-12-29 2002-03-05 Lsi Logic Corporation Dual threshold voltage sense amplifier

Also Published As

Publication number Publication date
DE60212103D1 (de) 2006-07-20
CN1537312A (zh) 2004-10-13
WO2002080183A3 (en) 2003-04-17
CN100538910C (zh) 2009-09-09
ATE329354T1 (de) 2006-06-15
US20020141259A1 (en) 2002-10-03
DE60212103T2 (de) 2007-01-04
MY127555A (en) 2006-12-29
EP1374250B1 (en) 2006-06-07
WO2002080183A2 (en) 2002-10-10
JP2004530243A (ja) 2004-09-30
HK1060437A1 (en) 2004-08-06
EP1374250A2 (en) 2004-01-02
KR20030085084A (ko) 2003-11-01
US6757209B2 (en) 2004-06-29

Similar Documents

Publication Publication Date Title
KR100542470B1 (ko) 멀티뱅크메모리소자를위한뱅크인터로크설계와관련테스트모드수행을위한장치및방법
US6501692B1 (en) Circuit and method for stress testing a static random access memory (SRAM) device
JP3258676B2 (ja) メモリアレイ用短絡回路検知器回路
GB2248706A (en) A semiconductor memory device comprising a test circuit and a method of operation thereof
EP0335125A2 (en) DRAM with redundancy and improved testability
US10650909B2 (en) Testing method for reading current of static random access memory
KR100228530B1 (ko) 반도체 메모리 장치의 웨이퍼 번인 테스트회로
US6590818B1 (en) Method and apparatus for soft defect detection in a memory
KR100367191B1 (ko) 테스트수단을구비한전자회로및메모리셀테스트방법
US5519712A (en) Current mode test circuit for SRAM
US7298655B2 (en) Isolation control circuit and method for a memory device
KR100544362B1 (ko) 메모리 셀 구조적 테스트 방법 및 장치
KR940005697B1 (ko) 용장 메모리 셀을 갖는 반도체 메모리 장치
US6731561B2 (en) Semiconductor memory and method of testing semiconductor memory
US6591384B1 (en) Comparable circuits for parallel testing DRAM device
KR940010665B1 (ko) 다이나믹메모리장치 및 그 번인방법
KR0185643B1 (ko) 반도체 메모리장치의 스트레스 전압 인가장치
US6119249A (en) Memory devices operable in both a normal and a test mode and methods for testing same
KR100518579B1 (ko) 반도체 장치 및 그 테스트 방법
KR100272942B1 (ko) 반도체기억장치
KR100244455B1 (ko) 잔여 데이터 라인을 이용한 센스앰프의 기준전압 발생회로
JPH0729375A (ja) 半導体記憶装置
KR950004871B1 (ko) 중복회로가 있는 반도체기억장치 및 그중복회로의 사용여부를 확보하는 검사방법
HK1060437B (en) Memory cell structural test
US5822333A (en) Digital memory testing method

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20130104

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20140103

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20141230

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20160104

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

FPAY Annual fee payment

Payment date: 20170102

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20180112

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20180112