KR100443513B1 - 구리 금속배선 형성방법 - Google Patents
구리 금속배선 형성방법 Download PDFInfo
- Publication number
- KR100443513B1 KR100443513B1 KR10-2001-0083295A KR20010083295A KR100443513B1 KR 100443513 B1 KR100443513 B1 KR 100443513B1 KR 20010083295 A KR20010083295 A KR 20010083295A KR 100443513 B1 KR100443513 B1 KR 100443513B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- copper
- hard mask
- metal wiring
- depositing
- Prior art date
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 62
- 239000002184 metal Substances 0.000 title claims abstract description 62
- 238000000034 method Methods 0.000 title claims abstract description 54
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 63
- 239000010949 copper Substances 0.000 claims abstract description 63
- 229910052802 copper Inorganic materials 0.000 claims abstract description 63
- 239000010410 layer Substances 0.000 claims abstract description 36
- 239000011229 interlayer Substances 0.000 claims abstract description 23
- 238000009792 diffusion process Methods 0.000 claims abstract description 19
- 238000000151 deposition Methods 0.000 claims abstract description 15
- 230000004888 barrier function Effects 0.000 claims abstract description 14
- 238000005530 etching Methods 0.000 claims abstract description 13
- 239000000758 substrate Substances 0.000 claims abstract description 11
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims abstract description 10
- 229910052721 tungsten Inorganic materials 0.000 claims abstract description 10
- 239000010937 tungsten Substances 0.000 claims abstract description 10
- 239000004065 semiconductor Substances 0.000 claims abstract description 9
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 4
- 238000001465 metallisation Methods 0.000 claims description 4
- 238000005498 polishing Methods 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- -1 SiCO Inorganic materials 0.000 claims description 2
- 239000000463 material Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (7)
- 소정의 하부패턴이 구비된 반도체 기판 상에 제1식각정지막, 제1절연막, 제2식각정지막 및 제2절연막의 적층막으로 이루어진 층간절연막을 형성하는 단계;상기 층간절연막 상에 하드마스크막을 증착하는 단계;상기 하드마스크막 및 층간절연막의 소정 부분을 식각하여, 상기 기판을 노출시키는 비아홀 및 금속배선 영역을 한정하는 트렌치를 형성하는 단계;상기 비아홀 및 트렌치가 매립되도록 상기 비아홀 및 트렌치 표면과 하드마스크막 상에 차례로 확산방지막과 구리막을 증착하는 단계;상기 하드마스크막이 노출될 때까지 상기 구리막 및 확산방지막을 과도 연마하여 리세스된 구리 금속배선을 형성하는 단계; 및상기 리세스된 구리 금속배선 상에 선택적으로 캡핑 금속막을 증착하는 단계를 포함하는 것을 특징으로 하는 구리 금속배선 형성방법.
- 삭제
- 제 1 항에 있어서, 상기 하드마스크막은 SiN, SiON, SiCO 및 SiC로 구성된 그룹으로부터 선택되는 어느 하나로 이루어진 것을 특징으로 하는 구리 금속배선 형성방법.
- 제 1 항 또는 제 3 항에 있어서, 상기 하드마스크막은 50∼700Å의 두께로 증착하는 것을 특징으로 하는 구리 금속배선 형성방법.
- 제 1 항에 있어서, 상기 구리 금속배선은 200∼1,000Å 리세스되게 형성하는 것을 특징으로 하는 구리 금속배선 형성방법.
- 제 1 항에 있어서, 상기 캡핑 금속막은 텅스텐막인 것을 특징으로 하는 구리 금속배선 형성방법.
- 제 6 항에 있어서, 상기 텅스텐막은 WF6, SiH4 및 H2 등의 가스를 이용하여 150∼400℃의 온도 및 0.01∼50Torr의 압력과 상기 WF6의 유량을 1∼100sccm, SiH4의 유량을 1∼100sccm, H2의 유량을 10∼2000sccm으로 하는 공정 조건에서 200∼1,000Å의 두께로 증착하는 것을 특징으로 하는 구리 금속배선 형성방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0083295A KR100443513B1 (ko) | 2001-12-22 | 2001-12-22 | 구리 금속배선 형성방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0083295A KR100443513B1 (ko) | 2001-12-22 | 2001-12-22 | 구리 금속배선 형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030053542A KR20030053542A (ko) | 2003-07-02 |
KR100443513B1 true KR100443513B1 (ko) | 2004-08-09 |
Family
ID=32212210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2001-0083295A KR100443513B1 (ko) | 2001-12-22 | 2001-12-22 | 구리 금속배선 형성방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100443513B1 (ko) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100713552B1 (ko) * | 2005-12-14 | 2007-04-30 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
KR100729126B1 (ko) | 2005-11-15 | 2007-06-14 | 동부일렉트로닉스 주식회사 | 반도체 소자의 금속 배선 및 그 형성 방법 |
KR100792605B1 (ko) * | 2005-06-06 | 2008-01-09 | 샤프 가부시키가이샤 | 반도체 장치 및 그 제조방법 |
KR20150116137A (ko) * | 2014-04-04 | 2015-10-15 | 삼성전자주식회사 | 자기정렬된 보호막으로 캡핑된 관통전극을 갖는 반도체 소자 및 그 제조방법 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100645225B1 (ko) * | 2004-12-23 | 2006-11-10 | 동부일렉트로닉스 주식회사 | 반도체 소자의 금속 배선 형성방법 및 그 반도체 소자 |
KR100632658B1 (ko) * | 2004-12-29 | 2006-10-12 | 주식회사 하이닉스반도체 | 반도체 소자의 금속배선 형성방법 |
US20070238309A1 (en) * | 2006-03-31 | 2007-10-11 | Jun He | Method of reducing interconnect line to line capacitance by using a low k spacer |
KR100752195B1 (ko) * | 2006-09-08 | 2007-08-27 | 동부일렉트로닉스 주식회사 | 반도체 소자의 배선 형성방법 |
KR100832106B1 (ko) * | 2006-12-05 | 2008-05-27 | 삼성전자주식회사 | 반도체 소자의 제조방법 |
KR100941813B1 (ko) | 2008-01-14 | 2010-02-10 | 주식회사 하이닉스반도체 | 반도체 소자 및 그 제조 방법 |
KR101113327B1 (ko) * | 2009-12-29 | 2012-03-13 | 주식회사 하이닉스반도체 | 관통전극을 갖는 반도체소자 및 그 제조방법 |
KR102057067B1 (ko) | 2013-01-29 | 2019-12-18 | 삼성전자주식회사 | 반도체 장치의 배선 구조체 및 그 형성 방법 |
US11004687B2 (en) * | 2019-02-11 | 2021-05-11 | Applied Materials, Inc. | Gate contact over active processes |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54330B2 (ko) * | 1975-08-26 | 1979-01-09 | ||
KR19980040625A (ko) * | 1996-11-29 | 1998-08-17 | 김광호 | 텅스텐을 콘택플러그로 하였을 때 구리의 배선 방법 |
WO1999022159A1 (fr) * | 1997-10-27 | 1999-05-06 | Renault | Tampon de filtration de vibrations pour une suspension de vehicule automobile |
KR20020068132A (ko) * | 2001-02-20 | 2002-08-27 | 동부전자 주식회사 | 구리 배선용 장벽층 형성 방법 |
KR20020068901A (ko) * | 2001-02-23 | 2002-08-28 | 삼성전자 주식회사 | 구리 배선을 사용하는 반도체 소자 및 그 제조방법 |
-
2001
- 2001-12-22 KR KR10-2001-0083295A patent/KR100443513B1/ko active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54330B2 (ko) * | 1975-08-26 | 1979-01-09 | ||
KR19980040625A (ko) * | 1996-11-29 | 1998-08-17 | 김광호 | 텅스텐을 콘택플러그로 하였을 때 구리의 배선 방법 |
WO1999022159A1 (fr) * | 1997-10-27 | 1999-05-06 | Renault | Tampon de filtration de vibrations pour une suspension de vehicule automobile |
KR20020068132A (ko) * | 2001-02-20 | 2002-08-27 | 동부전자 주식회사 | 구리 배선용 장벽층 형성 방법 |
KR20020068901A (ko) * | 2001-02-23 | 2002-08-28 | 삼성전자 주식회사 | 구리 배선을 사용하는 반도체 소자 및 그 제조방법 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100792605B1 (ko) * | 2005-06-06 | 2008-01-09 | 샤프 가부시키가이샤 | 반도체 장치 및 그 제조방법 |
KR100729126B1 (ko) | 2005-11-15 | 2007-06-14 | 동부일렉트로닉스 주식회사 | 반도체 소자의 금속 배선 및 그 형성 방법 |
KR100713552B1 (ko) * | 2005-12-14 | 2007-04-30 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
KR20150116137A (ko) * | 2014-04-04 | 2015-10-15 | 삼성전자주식회사 | 자기정렬된 보호막으로 캡핑된 관통전극을 갖는 반도체 소자 및 그 제조방법 |
KR102161263B1 (ko) * | 2014-04-04 | 2020-10-05 | 삼성전자주식회사 | 자기정렬된 보호막으로 캡핑된 관통전극을 갖는 반도체 소자 및 그 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20030053542A (ko) | 2003-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7871923B2 (en) | Self-aligned air-gap in interconnect structures | |
US20040092113A1 (en) | Process for forming a dual damascene structure | |
JP2009224816A (ja) | 半導体装置のマスク層および二重ダマシーン相互接続構造 | |
KR100443513B1 (ko) | 구리 금속배선 형성방법 | |
KR20020003303A (ko) | 반도체 장치의 제조 방법 | |
KR20050106504A (ko) | 장벽-라이닝된 개구부를 갖는 반도체 소자 제조 방법 | |
US20020151190A1 (en) | Semiconductor device having a multilayer interconnection structure | |
US6169028B1 (en) | Method fabricating metal interconnected structure | |
KR20030027817A (ko) | 마스크 층 및 집적 회로 장치의 듀얼 대머신 상호 연결구조물 형성 방법과 집적 회로 장치 상에서 상호 연결구조물을 형성하는 방법 | |
US6689690B2 (en) | Semiconductor device manufacturing method of forming an etching stopper film on a diffusion prevention film at a higher temperature | |
US20030008493A1 (en) | Interconnect structure manufacturing | |
US7157380B2 (en) | Damascene process for fabricating interconnect layers in an integrated circuit | |
US7375028B2 (en) | Method for manufacturing a semiconductor device | |
JP2006179515A (ja) | 半導体素子の製造方法、及びエッチング方法 | |
US6048796A (en) | Method of manufacturing multilevel metal interconnect | |
KR20020076810A (ko) | 반도체소자의 구리 배선 제조방법 | |
KR20050114784A (ko) | 반도체 소자의 구리배선 형성방법 | |
KR20040039591A (ko) | 구리 확산방지막 형성방법 및 이를 이용한 구리배선제조방법 | |
KR100434508B1 (ko) | 변형된 듀얼 다마신 공정을 이용한 반도체 소자의 금속배선 형성방법 | |
KR100909176B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
KR100744669B1 (ko) | 구리를 사용한 대머신 금속배선 형성 방법 | |
KR100480480B1 (ko) | 반도체 소자의 제조 방법 | |
KR100713900B1 (ko) | 반도체 소자의 금속배선 제조방법 | |
KR100476707B1 (ko) | 반도체 소자의 제조 방법 | |
US20070210406A1 (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130620 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20140618 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20150617 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20160620 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20170626 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20180618 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20190619 Year of fee payment: 16 |