KR100396711B1 - 반도체 소자의 제조방법 - Google Patents
반도체 소자의 제조방법 Download PDFInfo
- Publication number
- KR100396711B1 KR100396711B1 KR10-2001-0081315A KR20010081315A KR100396711B1 KR 100396711 B1 KR100396711 B1 KR 100396711B1 KR 20010081315 A KR20010081315 A KR 20010081315A KR 100396711 B1 KR100396711 B1 KR 100396711B1
- Authority
- KR
- South Korea
- Prior art keywords
- gate
- forming
- insulating film
- film
- semiconductor substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title claims abstract description 22
- 239000000758 substrate Substances 0.000 claims abstract description 15
- 238000004519 manufacturing process Methods 0.000 claims abstract description 13
- 150000002500 ions Chemical class 0.000 claims abstract description 7
- 238000002955 isolation Methods 0.000 claims abstract description 6
- 150000004767 nitrides Chemical class 0.000 claims description 16
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 14
- 229920002120 photoresistant polymer Polymers 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 5
- 238000001039 wet etching Methods 0.000 claims description 2
- 238000001312 dry etching Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 abstract description 6
- 125000006850 spacer group Chemical group 0.000 description 4
- 239000012535 impurity Substances 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- -1 Phosphorus ions Chemical class 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Abstract
Description
Claims (5)
- 소자 분리영역 및 게이트가 형성된 반도체 기판상에 상기 게이트의 두께보다 두꺼운 두께로 절연막을 형성하는 단계;상기 게이트의 상부 표면이 노출되도록 상기 절연막을 평탄 제거하는 단계;상기 노출된 게이트에 이온을 주입하는 단계;상기 게이트 양측면에만 남도록 상기 절연막을 선택적으로 제거하여 절연막 측벽을 형성하는 단계;상기 게이트 및 절연막 측벽 양측의 반도체 기판에 소오스/드레인 영역을 형성하는 단계;상기 게이트 상부 표면과 상기 소오스/드레인 영역의 표면에 살리사이드막을 형성하는 단계를 포함하여 형성함을 특징으로 하는 반도체 소자의 제조방법.
- 제 1항에 있어서, 상기 절연막을 형성하기 전에,상기 게이트를 포함한 반도체 기판의 표면상에 TEOS막 또는 CVD, PVD 방법으로 제조되는 산화막을 100∼400Å의 두께로 형성하는 공정을 더 포함하여 형성함을 특징으로 하는 반도체 소자의 제조방법.
- 제 1항에 있어서, 상기 질화막을 형성하기 전에,상기 질화막을 형성할 때 시행되는 고온 공정에 의한 데미지를 방지하기 위하여 TEOS막을 형성하는 것을 특징으로 하는 반도체 소자의 제조방법.
- 제 1항에 있어서, 상기 절연막을 평탄화함에 있어서, 상기 게이트 상부가 노출될 때까지 직접 평탄화하는 대신 상기 게이트 상부 200~500Å까지만 평탄화하고 추가로 습식각이나 건식각을 이용해 게이트 상부가 노출될 때까지 상기 절연막을 제거하는 것을 특징으로 하는 반도체 소자 제조 방법.
- 제 1항에 있어서, 상기 절연막 측벽은,상기 게이트 및 그에 인접한 절연막을 덮는 포토레지스트를 이용한 식각 공정으로 형성함을 특징으로 하는 반도체 소자의 제조방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0081315A KR100396711B1 (ko) | 2001-12-19 | 2001-12-19 | 반도체 소자의 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0081315A KR100396711B1 (ko) | 2001-12-19 | 2001-12-19 | 반도체 소자의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030050793A KR20030050793A (ko) | 2003-06-25 |
KR100396711B1 true KR100396711B1 (ko) | 2003-09-02 |
Family
ID=29576493
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2001-0081315A KR100396711B1 (ko) | 2001-12-19 | 2001-12-19 | 반도체 소자의 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100396711B1 (ko) |
-
2001
- 2001-12-19 KR KR10-2001-0081315A patent/KR100396711B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20030050793A (ko) | 2003-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7547595B2 (en) | Integration scheme method and structure for transistors using strained silicon | |
US20080268589A1 (en) | Shallow trench divot control post | |
KR100464229B1 (ko) | 반도체장치의 제조방법 | |
KR100396711B1 (ko) | 반도체 소자의 제조방법 | |
KR100498644B1 (ko) | Pip 커패시터를 갖는 반도체 소자의 제조 방법 | |
KR100957877B1 (ko) | 반도체 소자의 제조 방법 | |
KR100835430B1 (ko) | 반도체 소자의 듀얼 게이트 전극 형성 방법 | |
KR100429229B1 (ko) | 반도체 소자의 제조방법 | |
US7125775B1 (en) | Method for forming hybrid device gates | |
KR100399911B1 (ko) | 반도체 소자 및 그의 제조 방법 | |
KR100321758B1 (ko) | 반도체소자의제조방법 | |
KR100778877B1 (ko) | 반도체 소자의 제조방법 | |
KR20050023650A (ko) | 살리사이드를 갖는 반도체 소자 제조 방법 | |
KR100628218B1 (ko) | 반도체 소자의 제조방법 | |
KR100413495B1 (ko) | 반도체 소자의 제조방법 | |
KR20040001493A (ko) | 게이트전극의 저항을 감소시키는 반도체소자의 제조방법 | |
KR20030001750A (ko) | 반도체 소자의 제조방법 | |
KR20030049353A (ko) | 반도체 소자의 제조 방법 | |
KR100313716B1 (ko) | 씨모스 소자의 제조방법 | |
KR100348312B1 (ko) | 반도체 소자의 제조방법 | |
KR20040005381A (ko) | 씨모스 이미지 센서 소자의 제조방법 | |
KR100571400B1 (ko) | 반도체 소자의 제조 방법 | |
KR100407999B1 (ko) | 반도체 소자의 제조 방법 | |
KR20030051037A (ko) | 반도체 소자의 게이트 전극 형성 방법 | |
KR20030051038A (ko) | 반도체 소자의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120720 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20130821 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20150716 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20160718 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20170719 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20180717 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20190716 Year of fee payment: 17 |