KR100375559B1 - 공정장치의 제어방법 - Google Patents

공정장치의 제어방법 Download PDF

Info

Publication number
KR100375559B1
KR100375559B1 KR10-2001-0039371A KR20010039371A KR100375559B1 KR 100375559 B1 KR100375559 B1 KR 100375559B1 KR 20010039371 A KR20010039371 A KR 20010039371A KR 100375559 B1 KR100375559 B1 KR 100375559B1
Authority
KR
South Korea
Prior art keywords
value
correction value
component
bias
process data
Prior art date
Application number
KR10-2001-0039371A
Other languages
English (en)
Korean (ko)
Other versions
KR20030003803A (ko
Inventor
전경식
박찬훈
박일석
조봉수
강현태
제영호
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR10-2001-0039371A priority Critical patent/KR100375559B1/ko
Priority to TW090126637A priority patent/TWI221948B/zh
Priority to US10/072,901 priority patent/US6700648B2/en
Priority to GB0205159A priority patent/GB2377278B/en
Priority to DE10213285A priority patent/DE10213285B4/de
Priority to CNB021087997A priority patent/CN1214301C/zh
Priority to JP2002192055A priority patent/JP3883914B2/ja
Publication of KR20030003803A publication Critical patent/KR20030003803A/ko
Application granted granted Critical
Publication of KR100375559B1 publication Critical patent/KR100375559B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B13/00Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion
    • G05B13/02Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric
    • G05B13/0265Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric the criterion being a learning criterion
    • G05B13/027Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric the criterion being a learning criterion using neural networks only

Landscapes

  • Engineering & Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Evolutionary Computation (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Software Systems (AREA)
  • Medical Informatics (AREA)
  • Health & Medical Sciences (AREA)
  • Automation & Control Theory (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Complex Calculations (AREA)
KR10-2001-0039371A 2001-07-03 2001-07-03 공정장치의 제어방법 KR100375559B1 (ko)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR10-2001-0039371A KR100375559B1 (ko) 2001-07-03 2001-07-03 공정장치의 제어방법
TW090126637A TWI221948B (en) 2001-07-03 2001-10-26 Method for controlling a processing apparatus
US10/072,901 US6700648B2 (en) 2001-07-03 2002-02-12 Method for controlling a processing apparatus
GB0205159A GB2377278B (en) 2001-07-03 2002-03-05 Method for controlling a processing apparatus
DE10213285A DE10213285B4 (de) 2001-07-03 2002-03-25 Verfahren zur Steuerung eines fotolithografischen Gerätes
CNB021087997A CN1214301C (zh) 2001-07-03 2002-04-02 控制处理装置的方法
JP2002192055A JP3883914B2 (ja) 2001-07-03 2002-07-01 工程装置の制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2001-0039371A KR100375559B1 (ko) 2001-07-03 2001-07-03 공정장치의 제어방법

Publications (2)

Publication Number Publication Date
KR20030003803A KR20030003803A (ko) 2003-01-14
KR100375559B1 true KR100375559B1 (ko) 2003-03-10

Family

ID=19711692

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0039371A KR100375559B1 (ko) 2001-07-03 2001-07-03 공정장치의 제어방법

Country Status (7)

Country Link
US (1) US6700648B2 (ja)
JP (1) JP3883914B2 (ja)
KR (1) KR100375559B1 (ja)
CN (1) CN1214301C (ja)
DE (1) DE10213285B4 (ja)
GB (1) GB2377278B (ja)
TW (1) TWI221948B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210093587A (ko) * 2020-01-20 2021-07-28 두산중공업 주식회사 인공지능 알고리즘을 이용한 물리적 모델의 오차 감소를 위한 장치 및 이를 위한 방법

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6766214B1 (en) * 2003-04-03 2004-07-20 Advanced Micro Devices, Inc. Adjusting a sampling rate based on state estimation results
TW594434B (en) * 2003-04-30 2004-06-21 Nanya Technology Corp Exposure system and method
US7590175B2 (en) 2003-05-20 2009-09-15 Rambus Inc. DFE margin test methods and circuits that decouple sample and feedback timing
US7627029B2 (en) 2003-05-20 2009-12-01 Rambus Inc. Margin test methods and circuits
JP4737968B2 (ja) 2004-10-13 2011-08-03 株式会社東芝 補正装置、補正方法、補正プログラム及び半導体装置の製造方法
DE102005009071B4 (de) * 2005-02-28 2008-06-26 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Prozesssteuerung
JP4281719B2 (ja) * 2005-08-10 2009-06-17 コニカミノルタビジネステクノロジーズ株式会社 ファイル処理装置、ファイル処理方法、およびファイル処理プログラム
JP2008122929A (ja) * 2006-10-20 2008-05-29 Toshiba Corp シミュレーションモデルの作成方法
WO2008117444A1 (ja) * 2007-03-27 2008-10-02 Fujitsu Limited リソグラフィ処理の露光位置アライメント方法
TWI338916B (en) * 2007-06-08 2011-03-11 Univ Nat Cheng Kung Dual-phase virtual metrology method
WO2009013741A2 (en) * 2007-07-22 2009-01-29 Camtek Ltd Method and system for controlling a manufacturing process
WO2009058412A1 (en) * 2007-10-29 2009-05-07 Nec Laboratories America, Inc. Discovering optimal system configurations using decentralized probability based active sampling
JP2009224374A (ja) * 2008-03-13 2009-10-01 Oki Semiconductor Co Ltd Peb装置及びその制御方法
US8260732B2 (en) 2009-11-24 2012-09-04 King Fahd University Of Petroleum And Minerals Method for identifying Hammerstein models
CN103293878B (zh) * 2013-05-31 2015-07-15 上海华力微电子有限公司 光刻机产能监测系统
CN110488576B (zh) * 2014-09-04 2023-05-16 株式会社尼康 处理系统
US10451977B2 (en) 2014-12-02 2019-10-22 Asml Netherlands B.V. Lithographic method and apparatus
US10078272B2 (en) 2014-12-02 2018-09-18 Asml Netherlands B.V. Lithographic method and apparatus
CN108292105B (zh) 2015-09-24 2021-03-26 Asml荷兰有限公司 减少光刻工艺中掩模版的加热和/或冷却的影响的方法
US10684600B2 (en) * 2015-11-19 2020-06-16 Dspace Digital Signal Processing And Control Engineering Gmbh Method for operating a control device and for external bypassing of a configured control device
KR20190048491A (ko) 2017-10-31 2019-05-09 삼성전자주식회사 식각 효과 예측 방법 및 입력 파라미터 결정 방법
JP7262921B2 (ja) * 2017-11-28 2023-04-24 キヤノン株式会社 情報処理装置、プログラム、リソグラフィ装置、リソグラフィシステム、および物品の製造方法
US20220026798A1 (en) * 2020-05-06 2022-01-27 Kla Corporation Inter-step feedforward process control in the manufacture of semiconductor devices
KR102271975B1 (ko) * 2021-01-13 2021-07-02 (주)에이피에스티 공정 관리를 위한 동특성 해석 시스템 및 방법
US20230107813A1 (en) * 2021-10-06 2023-04-06 Applied Materials, Inc. Time constraint management at a manufacturing system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0166321B1 (ko) * 1996-03-14 1999-01-15 김광호 스테퍼별 정렬노광조건 설정방법
KR19990054210A (ko) * 1997-12-26 1999-07-15 윤종용 반도체 제조용 증착설비의 막두께 조절방법
KR19990074611A (ko) * 1998-03-12 1999-10-05 김규현 반도체 웨이퍼의 노광 시간 보정 방법
KR19990074610A (ko) * 1998-03-12 1999-10-05 김규현 반도체 웨이퍼의 오버레이 보정 방법
KR100249436B1 (ko) * 1996-11-29 2000-03-15 가네꼬 히사시 반도체 장치 제조 장치

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0443249B1 (en) * 1990-02-22 1997-03-05 AT&T Corp. Manufacturing adjustment during article fabrication
SG70554A1 (en) 1992-12-14 2000-02-22 At & T Corp Active neural network control of wafer attributes in a plasma etch process
US5467883A (en) * 1992-12-14 1995-11-21 At&T Corp. Active neural network control of wafer attributes in a plasma etch process
JPH07141005A (ja) * 1993-06-21 1995-06-02 Hitachi Ltd 半導体集積回路装置の製造方法および製造装置
US5448684A (en) * 1993-11-12 1995-09-05 Motorola, Inc. Neural network, neuron, and method for recognizing a missing input valve
JPH0982612A (ja) * 1995-09-18 1997-03-28 Mitsubishi Electric Corp 重ね合せずれの検査方法
US6215896B1 (en) * 1995-09-29 2001-04-10 Advanced Micro Devices System for enabling the real-time detection of focus-related defects
US5864773A (en) * 1995-11-03 1999-01-26 Texas Instruments Incorporated Virtual sensor based monitoring and fault detection/classification system and method for semiconductor processing equipment
JP2000081712A (ja) * 1998-09-04 2000-03-21 Mitsubishi Electric Corp アライメント補正方法、半導体装置の製造方法、アライメント補正装置および半導体装置
US6197604B1 (en) * 1998-10-01 2001-03-06 Advanced Micro Devices, Inc. Method for providing cooperative run-to-run control for multi-product and multi-process semiconductor fabrication
JP2001006997A (ja) * 1999-06-22 2001-01-12 Nec Kyushu Ltd 目合わせ露光装置システム及び目合わせ露光方法
JP2001117900A (ja) * 1999-10-19 2001-04-27 Fuji Xerox Co Ltd ニューラルネットワーク演算装置
US6556876B1 (en) * 2000-10-12 2003-04-29 National Semiconductor Corporation Hybrid fuzzy closed-loop sub-micron critical dimension control in wafer manufacturing

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0166321B1 (ko) * 1996-03-14 1999-01-15 김광호 스테퍼별 정렬노광조건 설정방법
KR100249436B1 (ko) * 1996-11-29 2000-03-15 가네꼬 히사시 반도체 장치 제조 장치
KR19990054210A (ko) * 1997-12-26 1999-07-15 윤종용 반도체 제조용 증착설비의 막두께 조절방법
KR19990074611A (ko) * 1998-03-12 1999-10-05 김규현 반도체 웨이퍼의 노광 시간 보정 방법
KR19990074610A (ko) * 1998-03-12 1999-10-05 김규현 반도체 웨이퍼의 오버레이 보정 방법

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210093587A (ko) * 2020-01-20 2021-07-28 두산중공업 주식회사 인공지능 알고리즘을 이용한 물리적 모델의 오차 감소를 위한 장치 및 이를 위한 방법
KR102468295B1 (ko) * 2020-01-20 2022-11-16 두산에너빌리티 주식회사 인공지능 알고리즘을 이용한 물리적 모델의 오차 감소를 위한 장치 및 이를 위한 방법

Also Published As

Publication number Publication date
DE10213285A1 (de) 2003-01-23
DE10213285B4 (de) 2007-02-01
GB2377278A (en) 2003-01-08
CN1214301C (zh) 2005-08-10
GB0205159D0 (en) 2002-04-17
TWI221948B (en) 2004-10-11
US20030058428A1 (en) 2003-03-27
CN1393747A (zh) 2003-01-29
GB2377278B (en) 2003-11-19
JP2003124110A (ja) 2003-04-25
JP3883914B2 (ja) 2007-02-21
US6700648B2 (en) 2004-03-02
KR20030003803A (ko) 2003-01-14

Similar Documents

Publication Publication Date Title
KR100375559B1 (ko) 공정장치의 제어방법
TWI638242B (zh) 供關於一工業製程使用之診斷系統及獲得診斷資訊之方法
US8108805B2 (en) Simplified micro-bridging and roughness analysis
TWI777585B (zh) 判定程序之校正
KR100994271B1 (ko) 제품 설계 및 수율 피드백 시스템에 기초하는 포괄적인집적 리소그래피 공정 제어 시스템
US6535774B1 (en) Incorporation of critical dimension measurements as disturbances to lithography overlay run to run controller
US11099485B2 (en) Maintaining a set of process fingerprints
US10739685B2 (en) Process control method for lithographically processed semiconductor devices
KR20220126761A (ko) 리소그래피 매칭 성능의 결정 기술
JP5200276B2 (ja) インラインリソグラフィ及びエッチングシステム
US7460922B1 (en) Scanner optimization for reduced across-chip performance variation through non-contact electrical metrology
JP7329386B2 (ja) リソグラフィ処理される半導体デバイスのためのプロセス制御方法
Cardarelli et al. Use of neural networks in modeling relations between exposure energy and pattern dimension in photolithography process [mos ics]
KR20220133987A (ko) 리소그래피 시스템과 같은 시스템의 예측 유지 보수를 수행하기 위하여 시스템을 모델링하는 방법
TWI781335B (zh) 先進工藝控制方法及晶片製造元件
TWI786709B (zh) 判定半導體製造程序中之修正策略之方法及相關設備
TWI814370B (zh) 用於程序控制之因果卷積網路
KR20210018694A (ko) 리소그래피로 처리된 반도체 장치에 대한 프로세스 제어 방법
CN112346296A (zh) 用于经光刻加工的半导体器件的工艺控制方法
NL2024999A (en) Determining lithographic matching performance
Martinez et al. Adaptive on-line estimation and control of overlay tool bias
Kim et al. Neural networks fusion to overlay control system for lithography process

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130131

Year of fee payment: 11

FPAY Annual fee payment

Payment date: 20140129

Year of fee payment: 12

FPAY Annual fee payment

Payment date: 20150202

Year of fee payment: 13