KR100281952B1 - 데이터 전송 메모리 장치 - Google Patents

데이터 전송 메모리 장치 Download PDF

Info

Publication number
KR100281952B1
KR100281952B1 KR1019980035092A KR19980035092A KR100281952B1 KR 100281952 B1 KR100281952 B1 KR 100281952B1 KR 1019980035092 A KR1019980035092 A KR 1019980035092A KR 19980035092 A KR19980035092 A KR 19980035092A KR 100281952 B1 KR100281952 B1 KR 100281952B1
Authority
KR
South Korea
Prior art keywords
data
memory
output
memory device
memory module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019980035092A
Other languages
English (en)
Korean (ko)
Other versions
KR19990044805A (ko
Inventor
야스히로 후지
Original Assignee
아끼구사 나오유끼
후지쯔 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아끼구사 나오유끼, 후지쯔 가부시끼가이샤 filed Critical 아끼구사 나오유끼
Publication of KR19990044805A publication Critical patent/KR19990044805A/ko
Application granted granted Critical
Publication of KR100281952B1 publication Critical patent/KR100281952B1/ko
Assigned to 후지쯔 세미컨덕터 가부시키가이샤 reassignment 후지쯔 세미컨덕터 가부시키가이샤 권리의 전부이전등록 Assignors: 후지쯔 가부시끼가이샤
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
KR1019980035092A 1997-11-14 1998-08-28 데이터 전송 메모리 장치 Expired - Fee Related KR100281952B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP31392797A JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置
JP97-313927 1997-11-14

Publications (2)

Publication Number Publication Date
KR19990044805A KR19990044805A (ko) 1999-06-25
KR100281952B1 true KR100281952B1 (ko) 2001-03-02

Family

ID=18047200

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980035092A Expired - Fee Related KR100281952B1 (ko) 1997-11-14 1998-08-28 데이터 전송 메모리 장치

Country Status (3)

Country Link
US (2) US6393541B1 (https=)
JP (1) JP3832947B2 (https=)
KR (1) KR100281952B1 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3832947B2 (ja) * 1997-11-14 2006-10-11 富士通株式会社 データ転送メモリ装置
JP2001035188A (ja) * 1999-07-26 2001-02-09 Fujitsu Ltd 半導体装置の試験方法及び半導体装置
TW482954B (en) * 2000-11-10 2002-04-11 Via Tech Inc Internal operation method of chip set to reduce the power consumption
US7313715B2 (en) 2001-02-09 2007-12-25 Samsung Electronics Co., Ltd. Memory system having stub bus configuration
US6445624B1 (en) * 2001-02-23 2002-09-03 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
KR100391990B1 (ko) * 2001-06-14 2003-07-22 삼성전자주식회사 직렬 버스 구조의 메모리 모듈들을 구비한 정보 처리 시스템
JP4308461B2 (ja) * 2001-10-05 2009-08-05 ラムバス・インコーポレーテッド 半導体記憶装置
US6963991B2 (en) * 2002-05-31 2005-11-08 Intel Corporation Synchronizing and aligning differing clock domains
DE60210170T2 (de) * 2002-07-15 2006-11-02 Infineon Technologies Ag Speichersystem
KR100520219B1 (ko) * 2003-01-03 2005-10-11 삼성전자주식회사 고주파수 동작에 적합한 메모리 모듈장치
CN100362854C (zh) * 2003-02-13 2008-01-16 松下电器产业株式会社 固体摄像装置、其驱动方法及使用它的照相机
US7234099B2 (en) * 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US8214541B2 (en) * 2006-06-07 2012-07-03 Dell Products L.P. Method and system for uniquely identifying peripheral component devices
KR101373793B1 (ko) * 2006-10-04 2014-03-13 마벨 월드 트레이드 리미티드 플래시 메모리 제어 인터페이스
KR20090074751A (ko) * 2006-10-04 2009-07-07 마벨 테크날러지 재팬 와이.케이. 플래시 메모리 제어 인터페이스
US20090091963A1 (en) * 2007-10-04 2009-04-09 Advanced Micro Devices, Inc. Memory device
JP5025785B2 (ja) * 2010-12-17 2012-09-12 株式会社東芝 半導体記憶装置
KR101977664B1 (ko) 2012-09-14 2019-05-13 삼성전자주식회사 임베디드 멀티미디어 카드와 이를 제어하는 호스트
US10803000B2 (en) * 2017-12-04 2020-10-13 Synopsys, Inc. Phase-aware control and scheduling

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980850A (en) * 1987-05-14 1990-12-25 Digital Equipment Corporation Automatic sizing memory system with multiplexed configuration signals at memory modules
US5243703A (en) 1990-04-18 1993-09-07 Rambus, Inc. Apparatus for synchronously generating clock signals in a data processing system
JP3832947B2 (ja) * 1997-11-14 2006-10-11 富士通株式会社 データ転送メモリ装置

Also Published As

Publication number Publication date
JP3832947B2 (ja) 2006-10-11
JPH11149437A (ja) 1999-06-02
US20020112136A1 (en) 2002-08-15
US6393541B1 (en) 2002-05-21
US6708263B2 (en) 2004-03-16
KR19990044805A (ko) 1999-06-25

Similar Documents

Publication Publication Date Title
KR100281952B1 (ko) 데이터 전송 메모리 장치
US6877079B2 (en) Memory system having point-to-point bus configuration
US6459651B1 (en) Semiconductor memory device having data masking pin and memory system including the same
US6795906B2 (en) Memory controller, interface device and method using a mode selection signal to support different types of memories
JP3929116B2 (ja) メモリサブシステム
US5845108A (en) Semiconductor memory device using asynchronous signal
JP4070051B2 (ja) 半導体メモリ装置のデータマスキング方法とその回路、及び該回路を有する半導体メモリ装置
KR100437454B1 (ko) 소오스 싱크로너스 전송 방식을 이용한 비동기 메모리 및그것을 포함한 시스템
US7032092B2 (en) Memory controller for supporting a plurality of different memory accesse modes
US5844858A (en) Semiconductor memory device and read and write methods thereof
EP1668523B2 (en) Integrated circuit with bi-modal data strobe
US6466496B2 (en) Semiconductor integrated circuit having circuit for data transmission distance measurement and memory processing system with the same
US20020159325A1 (en) Semiconductor memory device capable of adjusting phase of output data and memory system using the same
US11262941B2 (en) Apparatuses and methods including memory commands for semiconductor memories
JP2003050738A (ja) キャリブレーション方法及びメモリシステム
KR100883140B1 (ko) 데이터 출력 제어회로, 반도체 메모리 장치 및 그의 동작방법
US8514639B2 (en) Semiconductor memory device and method for operating the same
JP2003283322A (ja) インターフェイス回路および半導体装置
JP4027709B2 (ja) 半導体メモリ装置の入力回路
US20020085430A1 (en) Semiconductor memory device using dedicated command and address strobe signal and associated method
KR100567064B1 (ko) 메모리 장치용 입력 회로
KR100845796B1 (ko) 반도체 메모리 장치의 데이터 입출력 회로 및 방법
USRE37753E1 (en) Semiconductor memory device and read and write methods thereof
KR20070044129A (ko) 반도체 메모리 소자의 데이터 라인 구조

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

FPAY Annual fee payment

Payment date: 20121114

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

FPAY Annual fee payment

Payment date: 20131031

Year of fee payment: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

FPAY Annual fee payment

Payment date: 20141103

Year of fee payment: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20151016

Year of fee payment: 16

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 16

FPAY Annual fee payment

Payment date: 20161019

Year of fee payment: 17

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 17

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20171123

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20171123