KR100279648B1 - 디스플레이모니터의 피엘엘회로 - Google Patents

디스플레이모니터의 피엘엘회로 Download PDF

Info

Publication number
KR100279648B1
KR100279648B1 KR1019970034758A KR19970034758A KR100279648B1 KR 100279648 B1 KR100279648 B1 KR 100279648B1 KR 1019970034758 A KR1019970034758 A KR 1019970034758A KR 19970034758 A KR19970034758 A KR 19970034758A KR 100279648 B1 KR100279648 B1 KR 100279648B1
Authority
KR
South Korea
Prior art keywords
frequency
circuit
division ratio
vco
reference signal
Prior art date
Application number
KR1019970034758A
Other languages
English (en)
Korean (ko)
Other versions
KR19990011609A (ko
Inventor
하루야스 히라카와
Original Assignee
모리시타 요이찌
마쯔시다덴기산교 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모리시타 요이찌, 마쯔시다덴기산교 가부시키가이샤 filed Critical 모리시타 요이찌
Publication of KR19990011609A publication Critical patent/KR19990011609A/ko
Application granted granted Critical
Publication of KR100279648B1 publication Critical patent/KR100279648B1/ko

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/12—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/18—Timing circuits for raster scan displays
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G09G5/008—Clock recovery

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronizing For Television (AREA)
  • Controls And Circuits For Display Device (AREA)
KR1019970034758A 1996-07-25 1997-07-24 디스플레이모니터의 피엘엘회로 KR100279648B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP96-195887 1996-07-25
JP19588796A JP3324401B2 (ja) 1996-07-25 1996-07-25 Ｐｌｌ回路

Publications (2)

Publication Number Publication Date
KR19990011609A KR19990011609A (ko) 1999-02-18
KR100279648B1 true KR100279648B1 (ko) 2001-02-01

Family

ID=16348644

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970034758A KR100279648B1 (ko) 1996-07-25 1997-07-24 디스플레이모니터의 피엘엘회로

Country Status (6)

Country Link
US (1) US6037814A (de)
EP (1) EP0821489A3 (de)
JP (1) JP3324401B2 (de)
KR (1) KR100279648B1 (de)
CA (1) CA2211454C (de)
TW (1) TW377539B (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11298323A (ja) * 1998-04-16 1999-10-29 Nec Yamagata Ltd 高速ロックアップｐｌｌ回路
JP3112898B2 (ja) * 1999-02-12 2000-11-27 日本電気アイシーマイコンシステム株式会社 位相同期回路、偏向補正回路及びディスプレイ装置
DE19952197C2 (de) 1999-10-29 2002-01-31 Siemens Ag Takt- und Datenregenerator für unterschiedliche Datenraten
JP4771572B2 (ja) * 2000-04-10 2011-09-14 富士通セミコンダクター株式会社 Ｐｌｌ半導体装置並びにその試験の方法及び装置
US6362670B1 (en) * 2000-08-04 2002-03-26 Marconi Communications, Inc. Controlled slew reference switch for a phase locked loop
KR100365497B1 (ko) * 2000-12-15 2002-12-18 엘지.필립스 엘시디 주식회사 액정표시장치 및 그 구동방법
JP2002310882A (ja) * 2001-04-17 2002-10-23 Canon Inc 走査型プローブによる信号検出装置、該装置によるプローブ顕微鏡、及び走査型プローブによる信号検出方法、該方法を用いてサンプル表面を観察する観察方法
TW200506577A (en) * 2003-08-14 2005-02-16 Micro Star Int Co Ltd Method and system for dynamically adjusting operating frequency
KR100585112B1 (ko) * 2003-11-25 2006-05-30 삼성전자주식회사 Pll 회로의 주파수 분주기, 이를 포함하는 pll 회로, 및 pll 회로의 주파수 분주기의 레지스터 검사 방법
US7286069B1 (en) * 2004-05-25 2007-10-23 Cirrus Logic, Inc. Systems and methods for clock mode determination utilizing divide ratio testing
US7049988B1 (en) * 2004-05-25 2006-05-23 Cirrus Logic, Inc. Systems and methods for clock mode determination utilizing a fixed-frequency reference signal
US7352303B1 (en) * 2004-05-25 2008-04-01 Cirrus Logic, Inc. Systems and methods for clock mode determination utilizing prioritization criteria
CN1981435A (zh) * 2004-06-08 2007-06-13 皇家飞利浦电子股份有限公司 频率可调装置
JP2008514163A (ja) * 2004-09-22 2008-05-01 ジーシーティー セミコンダクター インコーポレイテッド 広帯域周波数を発振する装置および方法
US7205853B2 (en) 2005-03-28 2007-04-17 Kabushiki Kaisha Toshiba Method to configure phase-locked loop dividing ratio
JP2007129306A (ja) 2005-11-01 2007-05-24 Nec Corp Ｐｌｌ制御回路
JP2007181046A (ja) * 2005-12-28 2007-07-12 Matsushita Electric Ind Co Ltd 受信回路、受信装置および受信方法
WO2008129816A1 (ja) * 2007-03-28 2008-10-30 Panasonic Corporation クロック同期方法
WO2013038645A1 (ja) * 2011-09-15 2013-03-21 シャープ株式会社 表示装置、表示装置の製造方法、および表示装置の製造装置
US8598925B1 (en) 2012-07-16 2013-12-03 Nanowave Technologies Inc. Frequency determination circuit and method
JP2016026295A (ja) * 2015-09-14 2016-02-12 スリーエム イノベイティブ プロパティズ カンパニー Ｉｃデバイス用ソケット
JP6484532B2 (ja) * 2015-09-14 2019-03-13 スリーエム イノベイティブ プロパティズ カンパニー Ｉｃデバイス用ソケット
US11133920B2 (en) 2019-09-03 2021-09-28 Samsung Electronics Co., Ltd. Clock and data recovery circuit and a display apparatus having the same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2574252B2 (ja) * 1986-08-19 1997-01-22 パイオニア株式会社 掃引受信機の受信感度制御方式
US4727591A (en) * 1986-09-04 1988-02-23 Arvin Industries, Inc. Microprocessor controlled tuning system
CA1290407C (en) * 1986-12-23 1991-10-08 Shigeki Saito Frequency synthesizer
WO1990000789A1 (en) * 1988-07-14 1990-01-25 Seiko Epson Corporation Video processing circuit
US5257294A (en) * 1990-11-13 1993-10-26 National Semiconductor Corporation Phase-locked loop circuit and method
US5281926A (en) * 1992-10-06 1994-01-25 Zenith Electronics Corp. Phase locked loop made operative when stable input sync signal is detected
US5371480A (en) * 1992-12-04 1994-12-06 Telefonaktiebolaget L M Ericsson Step controlled signal generator
JP2705588B2 (ja) * 1994-10-14 1998-01-28 日本電気株式会社 映像信号取り込み装置

Also Published As

Publication number Publication date
KR19990011609A (ko) 1999-02-18
US6037814A (en) 2000-03-14
CA2211454C (en) 2007-09-11
JP3324401B2 (ja) 2002-09-17
TW377539B (en) 1999-12-21
EP0821489A2 (de) 1998-01-28
EP0821489A3 (de) 1999-08-18
CA2211454A1 (en) 1998-01-25
JPH1041812A (ja) 1998-02-13

Similar Documents

Publication Publication Date Title
KR100279648B1 (ko) 디스플레이모니터의 피엘엘회로
US5821818A (en) Phase locked loop ciruit for a liquid crystal display
US4835491A (en) Clock signal generation
US6914489B2 (en) Voltage-controlled oscillator presetting circuit
KR20050057031A (ko) 거리 측정 장치
US6501310B2 (en) Sampling clock adjusting method, and an interface circuit for displaying digital image
US5479073A (en) Dot clock generator for liquid crystal display device
KR101591338B1 (ko) 롱 텀 지터를 최소화 한 클럭발생기
KR100421602B1 (ko) Ｃｒｔ 모니터용 ｐｌｌ 시스템
US5168360A (en) Sampling clock generating circuit for a-d conversion of a variety of video signals
EP0463418B1 (de) Automatische Einrichtung mit einem breiten Anwendungsbereich zur Veränderung der Horizontalablenkfrequenz von multisynchronen Monitoren
US20030112043A1 (en) PLL circuit and control method for PLL circuit
KR100335457B1 (ko) 위상동기루프회로, 편향보정회로 및 디스플레이 장치
KR100215188B1 (ko) 편향 회로 및 모니터
KR100352482B1 (ko) 주파수특성이개선되는피엘엘집적회로
JPH1188156A (ja) クロック生成用ｐｌｌ回路
JP3512584B2 (ja) Ｐｌｌ回路及び同期信号逓倍回路
JPH05167440A (ja) 同期外れ検出回路
JPH0440711A (ja) 選局装置
JPH086546A (ja) オンスクリーンディスプレイの表示制御方法及びその 制御装置
KR100195086B1 (ko) 위상동기 루프 주파수 신서사이저 회로
JPH055207B2 (de)
JP3263917B2 (ja) 水平同期回路
JPH07321619A (ja) パルス信号発生器
JPH10173518A (ja) Ｐｌｌ回路およびそれを用いた画像表示装置

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20071026

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee