KR100255402B1 - 드라이에칭방법 - Google Patents

드라이에칭방법 Download PDF

Info

Publication number
KR100255402B1
KR100255402B1 KR1019930001891A KR930001891A KR100255402B1 KR 100255402 B1 KR100255402 B1 KR 100255402B1 KR 1019930001891 A KR1019930001891 A KR 1019930001891A KR 930001891 A KR930001891 A KR 930001891A KR 100255402 B1 KR100255402 B1 KR 100255402B1
Authority
KR
South Korea
Prior art keywords
etching
film
gas
wafer
polyside
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019930001891A
Other languages
English (en)
Korean (ko)
Other versions
KR930018664A (ko
Inventor
신고 가도무라
Original Assignee
이데이 노부유끼
소니 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이데이 노부유끼, 소니 가부시키가이샤 filed Critical 이데이 노부유끼
Publication of KR930018664A publication Critical patent/KR930018664A/ko
Application granted granted Critical
Publication of KR100255402B1 publication Critical patent/KR100255402B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • ing And Chemical Polishing (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
KR1019930001891A 1992-02-14 1993-02-12 드라이에칭방법 Expired - Fee Related KR100255402B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP05910692A JP3198586B2 (ja) 1992-02-14 1992-02-14 ドライエッチング方法
JP92-59,106 1992-02-14

Publications (2)

Publication Number Publication Date
KR930018664A KR930018664A (ko) 1993-09-22
KR100255402B1 true KR100255402B1 (ko) 2000-06-01

Family

ID=13103735

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930001891A Expired - Fee Related KR100255402B1 (ko) 1992-02-14 1993-02-12 드라이에칭방법

Country Status (5)

Country Link
US (1) US5391244A (enExample)
EP (1) EP0555858B1 (enExample)
JP (1) JP3198586B2 (enExample)
KR (1) KR100255402B1 (enExample)
DE (1) DE69331862T2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2650178B2 (ja) * 1992-12-05 1997-09-03 ヤマハ株式会社 ドライエッチング方法及び装置
JPH0786244A (ja) * 1993-09-13 1995-03-31 Sony Corp ドライエッチング方法
US5674782A (en) * 1993-12-31 1997-10-07 Samsung Electronics Co., Ltd. Method for efficiently removing by-products produced in dry-etching
GB2297864B (en) * 1994-12-12 1998-11-11 Japan Res Dev Corp Method for etching semiconductor crystals
US5554563A (en) * 1995-04-04 1996-09-10 Taiwan Semiconductor Manufacturing Company In situ hot bake treatment that prevents precipitate formation after a contact layer etch back step
JPH10223608A (ja) * 1997-02-04 1998-08-21 Sony Corp 半導体装置の製造方法
US5882535A (en) * 1997-02-04 1999-03-16 Micron Technology, Inc. Method for forming a hole in a semiconductor device
KR100673142B1 (ko) * 2000-05-29 2007-01-22 주식회사 하이닉스반도체 게이트 전극 형성 방법
JP2003195082A (ja) * 2001-12-26 2003-07-09 Hitachi Cable Ltd 溝部の形成方法および光導波路素子の製造方法
US6855643B2 (en) * 2002-07-12 2005-02-15 Padmapani C. Nallan Method for fabricating a gate structure
JP2009021584A (ja) * 2007-06-27 2009-01-29 Applied Materials Inc 高ｋ材料ゲート構造の高温エッチング方法
US9533332B2 (en) 2011-10-06 2017-01-03 Applied Materials, Inc. Methods for in-situ chamber clean utilized in an etching processing chamber
US8932947B1 (en) 2013-07-23 2015-01-13 Applied Materials, Inc. Methods for forming a round bottom silicon trench recess for semiconductor applications
US9214377B2 (en) 2013-10-31 2015-12-15 Applied Materials, Inc. Methods for silicon recess structures in a substrate by utilizing a doping layer
CN110571129B (zh) * 2018-06-05 2022-08-02 上海新微技术研发中心有限公司 一种导电金属氧化物的加工方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4465552A (en) * 1983-08-11 1984-08-14 Allied Corporation Method of selectively etching silicon dioxide with SF6 /nitriding component gas
JPS6050923A (ja) * 1983-08-31 1985-03-22 Hitachi Ltd プラズマ表面処理方法
JPS61220432A (ja) * 1985-03-27 1986-09-30 Hitachi Ltd エツチング方法
JPS648628A (en) * 1987-06-30 1989-01-12 Kyocera Corp Gas etching
JPS6432627A (en) * 1987-07-29 1989-02-02 Hitachi Ltd Low-temperature dry etching method
JPH01166539A (ja) * 1987-12-23 1989-06-30 Hitachi Ltd 低温ドライエツチング方法および低温ドライエツチング装置
JPH0817170B2 (ja) * 1988-07-28 1996-02-21 富士通株式会社 半導体装置のエッチング方法
JP2681117B2 (ja) * 1989-04-26 1997-11-26 康夫 南日 化合物半導体表面の安定化方法
JPH0336723A (ja) * 1989-07-04 1991-02-18 Fujitsu Ltd 半導体装置の製造方法及び電子サイクロトロン共鳴エッチング装置
JP2591209B2 (ja) * 1990-01-22 1997-03-19 ソニー株式会社 ドライエッチング方法
JP2964605B2 (ja) * 1990-10-04 1999-10-18 ソニー株式会社 ドライエッチング方法
JP3220992B2 (ja) * 1991-01-22 2001-10-22 ソニー株式会社 ドライエッチング方法
JP3371143B2 (ja) * 1991-06-03 2003-01-27 ソニー株式会社 ドライエッチング方法

Also Published As

Publication number Publication date
EP0555858B1 (en) 2002-05-02
EP0555858A2 (en) 1993-08-18
JP3198586B2 (ja) 2001-08-13
DE69331862T2 (de) 2002-10-31
DE69331862D1 (de) 2002-06-06
KR930018664A (ko) 1993-09-22
JPH05226304A (ja) 1993-09-03
US5391244A (en) 1995-02-21
EP0555858A3 (enExample) 1995-02-22

Similar Documents

Publication Publication Date Title
KR100255402B1 (ko) 드라이에칭방법
JP3248222B2 (ja) ドライエッチング方法
Powell Dry etching for microelectronics
KR0176715B1 (ko) 드라이에칭방법
EP0517165B1 (en) Dry etching method utilizing (SN)x polymer mask
US5118387A (en) Dry etching method
US5314576A (en) Dry etching method using (SN)x protective layer
JPH0786244A (ja) ドライエッチング方法
US6428716B1 (en) Method of etching using hydrofluorocarbon compounds
KR100280866B1 (ko) 반도체장치의 제조방법
JP3353462B2 (ja) ドライエッチング方法
KR0176714B1 (ko) 드라이에칭방법
JP3318777B2 (ja) ドライエッチング方法
JP3225559B2 (ja) ドライエッチング方法
JP2855898B2 (ja) ドライエッチング方法
Luo et al. Tungsten/Silicon Oxide/Titanium Nitride Stack Etching
JP3123199B2 (ja) ドライエッチング方法
JPH05166767A (ja) ドライエッチング方法
JPH05299391A (ja) ドライエッチング方法
JP3246145B2 (ja) ドライエッチング方法
US20250079183A1 (en) Cryogenic plasma etching using c2h2f2
JP3365146B2 (ja) 高融点金属ポリサイド層のプラズマエッチング方法
JPH08274077A (ja) プラズマエッチング方法
JP3116421B2 (ja) ドライエッチング方法
JPH05299388A (ja) ドライエッチング方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20030121

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20040215

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20040215

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301