KR0184636B1 - 구동회로 - Google Patents
구동회로 Download PDFInfo
- Publication number
- KR0184636B1 KR0184636B1 KR1019900008999A KR900008999A KR0184636B1 KR 0184636 B1 KR0184636 B1 KR 0184636B1 KR 1019900008999 A KR1019900008999 A KR 1019900008999A KR 900008999 A KR900008999 A KR 900008999A KR 0184636 B1 KR0184636 B1 KR 0184636B1
- Authority
- KR
- South Korea
- Prior art keywords
- circuit
- mos transistor
- output
- inverter control
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1158757A JP3066595B2 (ja) | 1989-06-20 | 1989-06-20 | 駆動回路 |
| JP1-158757 | 1989-06-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR910001770A KR910001770A (ko) | 1991-01-31 |
| KR0184636B1 true KR0184636B1 (ko) | 1999-04-15 |
Family
ID=15678679
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019900008999A Expired - Fee Related KR0184636B1 (ko) | 1989-06-20 | 1990-06-19 | 구동회로 |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0405812B1 (enExample) |
| JP (1) | JP3066595B2 (enExample) |
| KR (1) | KR0184636B1 (enExample) |
| DE (1) | DE69031326T2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07111084A (ja) * | 1993-10-13 | 1995-04-25 | Oki Micro Design Miyazaki:Kk | 半導体集積回路装置 |
| JP2842181B2 (ja) * | 1993-11-04 | 1998-12-24 | 日本電気株式会社 | 半導体メモリ装置 |
| US5534797A (en) * | 1994-12-23 | 1996-07-09 | At&T Corp. | Compact and fast row driver/decoder for semiconductor memory |
| JP5034233B2 (ja) * | 2005-12-28 | 2012-09-26 | 富士通株式会社 | アドレスデコーダ,記憶装置,処理装置及び記憶装置におけるアドレスデコード方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60253091A (ja) * | 1984-05-30 | 1985-12-13 | Fujitsu Ltd | 半導体記憶装置 |
| JPS62232796A (ja) * | 1986-04-01 | 1987-10-13 | Toshiba Corp | 半導体記憶装置 |
| US4769784A (en) * | 1986-08-19 | 1988-09-06 | Advanced Micro Devices, Inc. | Capacitor-plate bias generator for CMOS DRAM memories |
-
1989
- 1989-06-20 JP JP1158757A patent/JP3066595B2/ja not_active Expired - Lifetime
-
1990
- 1990-06-18 DE DE69031326T patent/DE69031326T2/de not_active Expired - Fee Related
- 1990-06-18 EP EP90306608A patent/EP0405812B1/en not_active Expired - Lifetime
- 1990-06-19 KR KR1019900008999A patent/KR0184636B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP0405812A3 (enExample) | 1994-04-06 |
| JPH0323592A (ja) | 1991-01-31 |
| EP0405812A2 (en) | 1991-01-02 |
| DE69031326T2 (de) | 1998-01-02 |
| KR910001770A (ko) | 1991-01-31 |
| JP3066595B2 (ja) | 2000-07-17 |
| DE69031326D1 (de) | 1997-10-02 |
| EP0405812B1 (en) | 1997-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5103113A (en) | Driving circuit for providing a voltage boasted over the power supply voltage source as a driving signal | |
| KR960011206B1 (ko) | 반도체메모리장치의 워드라인구동회로 | |
| US5099143A (en) | Dual voltage supply circuit with multiplier-controlled transistor | |
| US5592419A (en) | Flash memory with improved erasability and its circuitry | |
| US4313106A (en) | Electrically programmable logic array | |
| US4967399A (en) | Erasable and programmable read-only memory system | |
| JP2565104B2 (ja) | 仮想接地型半導体記憶装置 | |
| KR100408640B1 (ko) | 플래시메모리소거동작을 제어하는 방법 및 플래시메모리소거동작제어기 | |
| US6072354A (en) | Semiconductor device output buffer circuit for LSI | |
| EP0493659A2 (en) | PMOS wordline boost circuit for dram | |
| KR102114574B1 (ko) | 레벨 시프터 및 반도체 장치 | |
| JP5191766B2 (ja) | デコーダ回路 | |
| US4720816A (en) | Programming of an EPROM | |
| US4990800A (en) | Mode selector for use in semiconductor memory device | |
| JP2658916B2 (ja) | 半導体装置の電源切り換え回路 | |
| KR100203208B1 (ko) | 반도체 메모리 장치 | |
| US4622479A (en) | Bootstrapped driver circuit for high speed applications | |
| KR0147240B1 (ko) | 바이어스 제어 회로를 갖는 반도체 메모리 디바이스 | |
| KR0184636B1 (ko) | 구동회로 | |
| JP3285443B2 (ja) | チャージポンプ | |
| KR19990022544A (ko) | 음의 전압 스위칭회로 | |
| US4554469A (en) | Static bootstrap semiconductor drive circuit | |
| JP2753218B2 (ja) | 半導体記憶装置 | |
| JP3601901B2 (ja) | 昇圧回路 | |
| JPH0472320B2 (enExample) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| G170 | Re-publication after modification of scope of protection [patent] | ||
| PG1701 | Publication of correction |
St.27 status event code: A-5-5-P10-P19-oth-PG1701 Patent document republication publication date: 19990802 Republication note text: Request for Correction Notice Gazette number: 1001846360000 Gazette reference publication date: 19990415 |
|
| FPAY | Annual fee payment |
Payment date: 20011029 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20021222 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20021222 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |