JPWO2024043087A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024043087A5 JPWO2024043087A5 JP2024542741A JP2024542741A JPWO2024043087A5 JP WO2024043087 A5 JPWO2024043087 A5 JP WO2024043087A5 JP 2024542741 A JP2024542741 A JP 2024542741A JP 2024542741 A JP2024542741 A JP 2024542741A JP WO2024043087 A5 JPWO2024043087 A5 JP WO2024043087A5
- Authority
- JP
- Japan
- Prior art keywords
- memory device
- stream data
- nonvolatile memory
- pcie bus
- records
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022135011 | 2022-08-26 | ||
| PCT/JP2023/028998 WO2024043087A1 (ja) | 2022-08-26 | 2023-08-08 | ホスト装置、不揮発性記憶装置およびメモリシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2024043087A1 JPWO2024043087A1 (https=) | 2024-02-29 |
| JPWO2024043087A5 true JPWO2024043087A5 (https=) | 2025-05-07 |
Family
ID=90013136
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024542741A Pending JPWO2024043087A1 (https=) | 2022-08-26 | 2023-08-08 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20250190343A1 (https=) |
| JP (1) | JPWO2024043087A1 (https=) |
| WO (1) | WO2024043087A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12608312B2 (en) * | 2024-03-13 | 2026-04-21 | Genesys Logic, Inc. | Data access control method of memory card and computer system |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2016009280A (ja) * | 2014-06-24 | 2016-01-18 | キヤノン株式会社 | 記録装置 |
| JP6995520B2 (ja) * | 2017-07-14 | 2022-02-04 | キヤノン株式会社 | 記録装置 |
| JP2019057229A (ja) * | 2017-09-22 | 2019-04-11 | パナソニックIpマネジメント株式会社 | 通信形式判定方法 |
| TWI715181B (zh) * | 2019-09-03 | 2021-01-01 | 瑞昱半導體股份有限公司 | 用於進行記憶裝置之存取控制的方法及控制晶片 |
| US11347420B2 (en) * | 2020-06-08 | 2022-05-31 | Western Digital Technologies, Inc. | Attribute mapping in multiprotocol devices |
-
2023
- 2023-08-08 JP JP2024542741A patent/JPWO2024043087A1/ja active Pending
- 2023-08-08 WO PCT/JP2023/028998 patent/WO2024043087A1/ja not_active Ceased
-
2025
- 2025-02-24 US US19/061,238 patent/US20250190343A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104810055B (zh) | Flash芯片读写控制电路和方法、AMOLED应用电路 | |
| US8261012B2 (en) | Non-volatile semiconductor memory comprising power fail circuitry for flushing write data in response to a power fail signal | |
| EP3605341B1 (en) | Controlling performance of a solid state drive | |
| JPWO2024043087A5 (https=) | ||
| TW201939283A (zh) | 主機記憶體緩衝區配置方法、記憶體儲存裝置與記憶體控制電路單元 | |
| JP2026020369A (ja) | メモリシステム | |
| US20250190343A1 (en) | Host device, non-volatile storage device and memory system | |
| CN105988737A (zh) | 存储系统、包括其的计算系统以及操作存储系统的方法 | |
| US10599589B2 (en) | Semiconductor device and flash-memory control method | |
| KR20210012818A (ko) | 메모리 장치 및 그 동작 방법 | |
| JP6340291B2 (ja) | 情報処理装置 | |
| KR100878125B1 (ko) | 동기화된 더블 데이터 레이트 플래시 메모리 장치, 및 그인터페이스 장치 | |
| US11030091B2 (en) | Semiconductor storage device for improved page reliability | |
| JP2013033338A (ja) | メモリシステム | |
| TWI615705B (zh) | 於電腦系統中重置記憶體的方法 | |
| JP2005301831A (ja) | 不揮発性記憶装置、半導体記憶装置及び記憶システム | |
| JP7380016B2 (ja) | 空調コントローラ | |
| JP7797890B2 (ja) | 電子制御装置 | |
| US11309053B2 (en) | Semiconductor memory device and storage device | |
| JP2010044727A (ja) | データストレージ・キャッシュ装置 | |
| JP3793540B2 (ja) | 半導体記憶装置 | |
| JP2008257415A (ja) | プログラム書き込み機能を有するコントローラ | |
| JP2009093270A (ja) | コンピュータシステム及びその起動方法 | |
| CN101937405B (zh) | 一种xd卡驱动方法和装置 | |
| JPH11353170A (ja) | フラッシュメモリ制御装置およびフラッシュメモリ制御装置のメモリアクセス方法 |