JPWO2020165685A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2020165685A5
JPWO2020165685A5 JP2020571923A JP2020571923A JPWO2020165685A5 JP WO2020165685 A5 JPWO2020165685 A5 JP WO2020165685A5 JP 2020571923 A JP2020571923 A JP 2020571923A JP 2020571923 A JP2020571923 A JP 2020571923A JP WO2020165685 A5 JPWO2020165685 A5 JP WO2020165685A5
Authority
JP
Japan
Prior art keywords
wiring
input
level potential
function
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2020571923A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2020165685A1 (enExample
JP7443263B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/IB2020/050821 external-priority patent/WO2020165685A1/ja
Publication of JPWO2020165685A1 publication Critical patent/JPWO2020165685A1/ja
Publication of JPWO2020165685A5 publication Critical patent/JPWO2020165685A5/ja
Priority to JP2024024504A priority Critical patent/JP7671888B2/ja
Application granted granted Critical
Publication of JP7443263B2 publication Critical patent/JP7443263B2/ja
Priority to JP2025069552A priority patent/JP2025119617A/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2020571923A 2019-02-15 2020-02-03 半導体装置 Active JP7443263B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2024024504A JP7671888B2 (ja) 2019-02-15 2024-02-21 半導体装置
JP2025069552A JP2025119617A (ja) 2019-02-15 2025-04-21 半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019025723 2019-02-15
JP2019025723 2019-02-15
PCT/IB2020/050821 WO2020165685A1 (ja) 2019-02-15 2020-02-03 半導体装置、及び電子機器

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2024024504A Division JP7671888B2 (ja) 2019-02-15 2024-02-21 半導体装置

Publications (3)

Publication Number Publication Date
JPWO2020165685A1 JPWO2020165685A1 (enExample) 2020-08-20
JPWO2020165685A5 true JPWO2020165685A5 (enExample) 2023-01-26
JP7443263B2 JP7443263B2 (ja) 2024-03-05

Family

ID=72044717

Family Applications (3)

Application Number Title Priority Date Filing Date
JP2020571923A Active JP7443263B2 (ja) 2019-02-15 2020-02-03 半導体装置
JP2024024504A Active JP7671888B2 (ja) 2019-02-15 2024-02-21 半導体装置
JP2025069552A Pending JP2025119617A (ja) 2019-02-15 2025-04-21 半導体装置

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2024024504A Active JP7671888B2 (ja) 2019-02-15 2024-02-21 半導体装置
JP2025069552A Pending JP2025119617A (ja) 2019-02-15 2025-04-21 半導体装置

Country Status (7)

Country Link
US (2) US11776586B2 (enExample)
JP (3) JP7443263B2 (enExample)
KR (1) KR20210125004A (enExample)
CN (1) CN113383342A (enExample)
DE (1) DE112020000823T5 (enExample)
TW (1) TWI846810B (enExample)
WO (1) WO2020165685A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11430846B2 (en) * 2019-03-19 2022-08-30 Innolux Corporation Display module with transistor
JP2020160887A (ja) * 2019-03-27 2020-10-01 ソニー株式会社 演算装置及び積和演算システム
JP7480133B2 (ja) 2019-05-17 2024-05-09 株式会社半導体エネルギー研究所 半導体装置、及び電子機器
US12033694B2 (en) 2020-07-17 2024-07-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US12371791B2 (en) 2021-01-15 2025-07-29 Taiwan Semiconductor Manufacturing Co., Ltd. System and method for dynamically adjusting thin-film deposition parameters
US12293281B2 (en) * 2021-04-09 2025-05-06 International Business Machines Corporation Training DNN by updating an array using a chopper
US12481867B2 (en) * 2021-04-28 2025-11-25 Arm Limited Memory for artificial neural network accelerator
WO2025153927A1 (ja) * 2024-01-17 2025-07-24 株式会社半導体エネルギー研究所 記憶回路、記憶装置及び電子機器

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3353786B2 (ja) * 1990-01-24 2002-12-03 株式会社日立製作所 情報処理装置
JPH0467259A (ja) * 1990-07-09 1992-03-03 Hitachi Ltd 情報処理装置
JP4393980B2 (ja) 2004-06-14 2010-01-06 シャープ株式会社 表示装置
US8127075B2 (en) * 2007-07-20 2012-02-28 Seagate Technology Llc Non-linear stochastic processing storage device
JP7187442B2 (ja) * 2017-04-10 2022-12-12 株式会社半導体エネルギー研究所 半導体装置、電子部品、及び電子機器
US11568223B2 (en) 2017-04-14 2023-01-31 Semiconductor Energy Laboratory Co., Ltd. Neural network circuit
WO2018211349A1 (ja) 2017-05-19 2018-11-22 株式会社半導体エネルギー研究所 半導体装置
JP6935242B2 (ja) * 2017-06-16 2021-09-15 株式会社半導体エネルギー研究所 半導体装置、演算回路及び電子機器
JP7337782B2 (ja) * 2018-04-26 2023-09-04 株式会社半導体エネルギー研究所 半導体装置
JP7346399B2 (ja) 2018-06-15 2023-09-19 株式会社半導体エネルギー研究所 半導体装置
WO2020079523A1 (ja) 2018-10-19 2020-04-23 株式会社半導体エネルギー研究所 半導体装置、及び電子機器
US12453072B2 (en) 2018-11-08 2025-10-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device that can perform product-sum operation with low power consumption

Similar Documents

Publication Publication Date Title
JPWO2020165685A5 (enExample)
JP2025109738A5 (ja) 発光装置
JP2025108692A5 (enExample)
JPWO2020095140A5 (enExample)
JP2909990B2 (ja) Cmos回路
JP2025078718A5 (enExample)
JP2003167543A5 (enExample)
KR930008859A (ko) 직류 전류를 제거한 데이타 출력 버퍼
JP2017017693A5 (ja) ロジック回路
JP2016072982A5 (ja) ロジック回路
JPWO2021038349A5 (enExample)
JP2017228751A5 (enExample)
JPWO2020031016A5 (ja) アンプ回路
KR930018852A (ko) 승압 단속 회로 및 이를 구비하는 출력버퍼회로
JPWO2020128713A5 (ja) 半導体装置
JP2025126183A5 (ja) 半導体装置
JPWO2020234681A5 (enExample)
JPWO2020217138A5 (enExample)
KR970029739A (ko) 반도체 전위 공급 장치 및 이를 이용한 반도체 기억 장치
JPS6077520A (ja) ドライバ回路の制御回路
KR970003924A (ko) 반도체 장치
TW498618B (en) Low-noise buffer circuit
JPWO2020240339A5 (enExample)
JPWO2022023866A5 (enExample)
KR970003257A (ko) 반도체 메모리 장치