JPWO2015125492A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JPWO2015125492A1 JPWO2015125492A1 JP2016503984A JP2016503984A JPWO2015125492A1 JP WO2015125492 A1 JPWO2015125492 A1 JP WO2015125492A1 JP 2016503984 A JP2016503984 A JP 2016503984A JP 2016503984 A JP2016503984 A JP 2016503984A JP WO2015125492 A1 JPWO2015125492 A1 JP WO2015125492A1
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- source
- drain
- gate
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 109
- 230000005669 field effect Effects 0.000 claims abstract description 11
- 150000004767 nitrides Chemical class 0.000 claims description 13
- 239000010408 film Substances 0.000 description 45
- 239000010409 thin film Substances 0.000 description 19
- 238000010586 diagram Methods 0.000 description 16
- 230000004048 modification Effects 0.000 description 16
- 238000012986 modification Methods 0.000 description 16
- 230000003071 parasitic effect Effects 0.000 description 16
- 239000000758 substrate Substances 0.000 description 9
- 239000000470 constituent Substances 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 5
- 229910002601 GaN Inorganic materials 0.000 description 4
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000010287 polarization Effects 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000002269 spontaneous effect Effects 0.000 description 2
- 230000005533 two-dimensional electron gas Effects 0.000 description 2
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 150000003608 titanium Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0883—Combination of depletion and enhancement field effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/095—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being Schottky barrier gate field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/098—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being PN junction gate field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/041—Modifications for accelerating switching without feedback from the output circuit to the control circuit
- H03K17/0412—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the control circuit
- H03K17/04123—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6877—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the control circuit comprising active elements different from those used in the output circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0605—Shape
- H01L2224/06051—Bonding areas having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/06177—Combinations of arrays with different layouts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41758—Source or drain electrodes for field effect devices for lateral devices with structured layout for source or drain region, i.e. the source or drain region having cellular, interdigitated or ring structure or being curved or angular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K2017/6875—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors using self-conductive, depletion FETs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0063—High side switches, i.e. the higher potential [DC] or life wire [AC] being directly connected to the switch and not via the load
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0072—Low side switches, i.e. the lower potential [DC] or neutral wire [AC] being directly connected to the switch and not via the load
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
- Electronic Switches (AREA)
Abstract
Description
図1Aは、本実施の形態に係る半導体装置13であるDC/DCコンバータの回路図である。この回路構成は、一例として窒化物半導体よりなる電界効果トランジスタを使用した場合を示したものである。
以下、第1の実施の形態の変形例に係る半導体装置について添付の図面を参照して説明する。
以下、第2の実施の形態に係る半導体装置について添付の図面を参照して説明する。図8において、図1A〜図7で示した構造と同じ構成要素には同一の符号を付すことにより、説明を省略する。図8に示す構造は、図6Aに示す構造と、第1次厚膜配線34(又は46)までの構造が同じである。図8では、図6Aに対して、電極パッドの配置もほぼ同じであるが、ハイサイドパワーFET1の、ハイサイドゲートドライバ8から最短距離に配置されているドレイン電極パッド72(第1の電極パッド)が異なる。
以下、第2の実施の形態の変形例に係る半導体装置について添付の図面を参照して説明する。図9において、図1A〜図8で示した構造と同じ構成要素には同一の符号を付すことにより、説明を省略する。図9に示す構造は、図7に示す構造と、第1次厚膜配線34(又は46)までの構造が同じである。図9では、図7に対して、電極パッドの配置もほぼ同じであるが、ローサイドパワーFET2の、ローサイドゲートドライバ56から最短距離に配置されているドレイン/ソース電極パッド76(第1の電極パッド)が異なる。
以下、第3の実施の形態に係る半導体装置について添付の図面を参照して説明する。図11において、図1A〜図10で示した構造と同じ構成要素には同一の符号を付すことにより、説明を省略する。図11では、ハイサイドゲートドライバ8のソース端子58は、ハイサイドパワーFET1のソース引上げ配線63とは接続されておらず、境界線57まで形成されている。ハイサイドゲートドライバ8の出力端子85は、ハイサイドパワーFET1のゲート引上げ配線62と接続されている。
以下、第3の実施の形態の変形例に係る半導体装置について添付の図面を参照して説明する。図12において、図1A〜図11で示した構造と同じ構成要素には同一の符号を付すことにより、説明を省略する。図12では、ローサイドゲートドライバ56のソース端子59は、ローサイドパワーFET2のソース引上げ配線68とは接続されておらず、境界線57まで形成されている。ローサイドゲートドライバ56の出力端子86は、ローサイドパワーFET2のゲート引上げ配線67と接続されている。
2 ローサイドパワーFET
3 パワーデバイス段
4,9,30 ディプレッション型FET
5,6,7,10,11,12,29 エンハンスメント型FET
8,8A ハイサイドゲートドライバ
13,13A 半導体装置
14,15,16,17,74,77,81,83 配線
18 Si基板
19 バッファ層
20 第1の層
21 第2の層
22 p型窒化物半導体層
23,26,47 ゲート電極
24,27,48 ソース電極
25,28,49 ドレイン電極
31 アイソレーション層
32,35,38,43,45 誘電体層
33,36,44,50,51,52,65,66,70,71,73,78,82,84 ビアホール
34,46 第1次厚膜配線
37 第2次厚膜配線
39 パッド
40 薄膜配線層
41 厚膜配線層
42 薄膜追加配線
53,62,67 ゲート引上げ配線
54,63,68 ソース引上げ配線
55,64,69 ドレイン引上げ配線
56,56A ローサイドゲートドライバ
57 境界線
58,59 ソース端子
60,61 ユニット
72 ドレイン電極パッド
75,76 ドレイン/ソース電極パッド
79,80 ソース電極パッド
85,86 出力端子
87 半導体層積層体
Claims (15)
- 電界効果トランジスタであるディプレッション型トランジスタと、電界効果トランジスタである第1のエンハンスメント型トランジスタとを各々が含む第1のゲートドライバ及び第2のゲートドライバと、
電界効果トランジスタである第1のパワートランジスタ及び第2のパワートランジスタとを有し、
前記第1のパワートランジスタのソース端子と、前記第2のパワートランジスタのドレイン端子とは接続されており、
前記第1のパワートランジスタのドレイン端子は電源に接続されており、
前記第2のパワートランジスタのソース端子は接地されており、
前記第1のゲートドライバの出力端子は、前記第1のパワートランジスタのゲート端子と接続されており、
前記第1のゲートドライバの接地端子は、前記第1のパワートランジスタのソース端子と接続されており、
前記第2のゲートドライバの出力端子は、前記第2のパワートランジスタのゲート端子と接続されており、
前記第2のゲートドライバの接地端子は、前記第1のパワートランジスタのソース端子と接続されており、
前記第1のゲートドライバと前記第2のゲートドライバと前記第1のパワートランジスタと前記第2のパワートランジスタとは同一チップ内に集積化されている
半導体装置。 - 前記第1のゲートドライバ及び前記第2のゲートドライバの各々において、
前記ディプレッション型トランジスタのドレイン端子は電源に接続されており、
前記ディプレッション型トランジスタのゲート端子及びソース端子と、前記第1のエンハンスメント型トランジスタのドレイン端子とは、前記出力端子に接続されており、
前記第1のエンハンスメント型トランジスタのソース端子は前記接地端子に接続されている
請求項1記載の半導体装置。 - 前記第1のゲートドライバ及び前記第2のゲートドライバの各々は、さらに、
第2のエンハンスメント型トランジスタと、
第3のエンハンスメント型トランジスタとを含み、
前記第1のゲートドライバ及び前記第2のゲートドライバの各々において、
前記ディプレッション型トランジスタのドレイン端子は電源に接続されており、
前記ディプレッション型トランジスタのゲート端子及びソース端子と、前記第1のエンハンスメント型トランジスタのドレイン端子と、前記第2のエンハンスメント型トランジスタのゲート端子とは接続されており、
前記第3のエンハンスメント型トランジスタのゲート端子と、前記第1のエンハンスメント型トランジスタのゲート端子とは接続されており、
前記第2のエンハンスメント型トランジスタのソース端子と前記第3のエンハンスメント型トランジスタのドレイン端子とは前記出力端子に接続されており、
前記第2のエンハンスメント型トランジスタのドレイン端子は電源に接続されており、
前記第1のエンハンスメント型トランジスタのソース端子と前記第3のエンハンスメント型トランジスタのソース端子とは前記接地端子に接続されている
請求項1記載の半導体装置。 - 前記半導体装置は、
半導体層積層体と、
前記半導体層積層体上に形成されている、前記ディプレッション型トランジスタの第1のゲート電極、第1のソース電極、及び第1のドレイン電極と、
前記半導体層積層体上に形成されている、前記第1のエンハンスメント型トランジスタの第2のゲート電極、第2のソース電極、及び第2のドレイン電極と、
前記第1のゲート電極、前記第1のソース電極、前記第1のドレイン電極、前記第2のゲート電極、前記第2のソース電極、及び前記第2のドレイン電極上に形成された第1の絶縁層と、
前記第1の絶縁層上に形成された第1の配線層と、
前記第1の絶縁層に形成され、前記第1のゲート電極、前記第1のソース電極、前記第1のドレイン電極、前記第2のゲート電極、前記第2のソース電極、及び前記第2のドレイン電極と、前記第1の配線層とを接続する複数の第1のビアホールと、
前記第1の配線層上に形成された第2の絶縁層と、
前記第2の絶縁層上に形成された第2の配線層と、
前記第2の絶縁層に形成され、前記第1の配線層と前記第2の配線層とを接続する複数の第2のビアホールとを備える
請求項1〜3のいずれか1項に記載の半導体装置。 - 前記第1のゲートドライバ及び前記第2のゲートドライバの各々は、
前記第1のエンハンスメント型トランジスタのゲート端子に接続されている信号入力パッドと、
前記第ディプレッション型トランジスタのドレイン端子に接続されている電源印加パッドと、
前記第1の配線層を用いて形成され、前記出力端子に対応する信号出力配線と、
前記第1の配線層を用いて形成され、前記接地端子に対応するソース端子配線とを備える
請求項4記載の半導体装置。 - 前記第1のパワートランジスタは、
前記半導体層積層体上に形成されている、第3のゲート電極、第3のソース電極及び第3のドレイン電極と、
前記第1の配線層を用いて形成されており、前記複数の第1のビアホールのいずれかを介して前記第3のドレイン電極と接続されている第1のドレイン引上げ配線と、
前記第1の配線層を用いて形成されており、前記複数の第1のビアホールのいずれかを介して前記第3のソース電極と接続されている第1のソース引上げ配線と、
前記第1の配線層を用いて形成されており、前記複数の第1のビアホールのいずれかを介して前記第3のゲート電極と接続されている第1のゲート引上げ配線とを備え、
前記第1のドレイン引上げ配線と、前記第1のソース引上げ配線とは平行に第1の方向に延在し、
前記第1のゲート引上げ配線は、前記第1のドレイン引上げ配線及び前記第1のソース引上げ配線を囲むように形成されており、
前記第1のパワートランジスタは、さらに、
前記第2の配線層を用いて形成されており、前記複数の第2のビアホールのいくつかを介して前記第1のドレイン引上げ配線と接続されている複数の第1のドレイン電極パッドと、
前記第2の配線層を用いて形成されており、前記複数の第2のビアホールのいくつかを介して前記第1のソース引上げ配線と接続されている複数の第1のソース電極パッドとを備え、
前記複数の第1のドレイン電極パッドと、前記複数の第1のソース電極パッドとは、前記第1の方向に並んで交互に配置され、
前記第2のパワートランジスタは、
前記半導体層積層体上に形成されている、第4のゲート電極、第4のソース電極及び第4のドレイン電極と、
前記第1の配線層を用いて形成されており、前記複数の第1のビアホールのいずれかを介して前記第4のドレイン電極と接続されている第2のドレイン引上げ配線と、
前記第1の配線層を用いて形成されており、前記複数の第1のビアホールのいずれかを介して前記第4のソース電極と接続されている第2のソース引上げ配線と、
前記第1の配線層を用いて形成されており、前記複数の第1のビアホールのいずれかを介して前記第4のゲート電極と接続されている第2のゲート引上げ配線とを備え、
前記第2のドレイン引上げ配線と、前記第2のソース引上げ配線とは平行に前記第1の方向に延在し、
前記第2のゲート引上げ配線は、前記第2のドレイン引上げ配線及び前記第2のソース引上げ配線を囲むように形成されており、
前記第2のパワートランジスタは、さらに、
前記第2の配線層を用いて形成されており、前記複数の第2のビアホールのいくつかを介して前記第2のドレイン引上げ配線と接続されている複数の第2のドレイン電極パッドと、
前記第2の配線層を用いて形成されており、前記複数の第2のビアホールのいくつかを介して前記第2のソース引上げ配線と接続されている複数の第2のソース電極パッドとを備え、
前記複数の第2のドレイン電極パッドと、前記複数の第2のソース電極パッドとは、前記第1の方向に並んで交互に配置され、
前記複数の第1のソース電極パッドと前記複数の第2のドレイン電極パッドとは一対一に対応し、対応する前記第1のソース電極パッドと前記第2のドレイン電極パッドとは接続されており、単一の第1のドレイン/ソース電極パッドを構成している
請求項5記載の半導体装置。 - 前記第1のゲートドライバの前記信号出力配線は、前記第1のゲート引上げ配線に接続されており、
前記第1のゲートドライバの前記ソース端子配線は、前記第1のソース引上げ配線に接続されており、
前記第2のゲートドライバの前記信号出力配線は、前記第2のゲート引上げ配線に接続されており、
前記第2のゲートドライバの前記ソース端子配線は、前記第2のソース引上げ配線に接続されている
請求項6記載の半導体装置。 - 前記複数の第1のドレイン電極パッド及び複数の前記第1のドレイン/ソース電極パッドのうち、前記第1のゲートドライバに最も近い位置に配置されている第1の電極パッドは、前記第1のドレイン電極パッドであり、
前記半導体装置は、さらに、
前記第1の電極パッドよりも前記第1のゲートドライバに近い位置に前記第2の配線層を用いて形成されており、前記第2のビアホールのいずれかを介して前記第1のソース引上げ配線と接続されているソース追加配線と、
前記第2の配線層を用いて形成されており、前記ソース追加配線と接続されている第2のドレイン/ソース電極パッドとを備える
請求項7記載の半導体装置。 - 前記複数の第1のドレイン電極パッド及び複数の前記第1のドレイン/ソース電極パッドのうち、前記第1のゲートドライバに最も近い位置に配置されている第1の電極パッドは、前記第1のドレイン/ソース電極パッドであり、
前記複数の第2のソース電極パッド及び前記複数の第1のドレイン/ソース電極パッドのうち、前記第2のゲートドライバに最も近い位置に配置されている電極パッドは、前記第1の電極パッドである前記第1のドレイン/ソース電極パッドであり、
前記第1のパワートランジスタ上の前記第1の電極パッドは、前記第2のパワートランジスタ上の前記第1の電極パッドより、前記第1方向の幅が広く、
前記第1の電極パッドよりも前記第2のゲートドライバに近い位置に前記第2の配線層を用いて形成されており、前記第2のビアホールのいずれかを介して前記第2のソース引上げ配線と接続されているソース追加配線と、
前記第2の配線層を用いて形成されており、前記ソース追加配線と接続されている第3のソース電極パッドとを備える
請求項7記載の半導体装置。 - 前記半導体装置は、さらに、
前記第2の配線層を用いて形成されており、前記ソース追加配線を介して前記第3のソース電極パッドと接続されている第4のソース電極パッドを備える
請求項9記載の半導体装置。 - 前記第1のゲートドライバの前記信号出力配線は、前記第1のゲート引上げ配線に接続されており、
前記第2のゲートドライバの前記信号出力配線は、前記第2のゲート引上げ配線に接続されている
請求項6記載の半導体装置。 - 前記複数の第1のドレイン電極パッド及び前記複数の第1のドレイン/ソース電極パッドのうち、前記第1のゲートドライバに最も近い位置に配置されている第1の電極パッドは、前記第1のドレイン/ソース電極パッドであり、
前記第1のゲートドライバの前記ソース端子配線は、前記第1の電極パッドを介して、前記第1のソース引上げ配線に接続されている
請求項11記載の半導体装置。 - 前記複数の第2のソース電極パッド及び前記複数の前記第1のドレイン/ソース電極パッドのうち、前記第2のゲートドライバに最も近い位置に配置されている第2の電極パッドは、前記第2のソース電極パッドであり、
前記第2のゲートドライバの前記ソース端子配線は、前記第2の電極パッドを介して、前記第2のソース引上げ配線に接続されている
請求項11記載の半導体装置。 - 前記ディプレッション型トランジスタ、前記第1のエンハンスメント型トランジスタ、前記第1のパワートランジスタ及び前記第2のパワートランジスタは、窒化物半導体で構成されている
請求項1〜13のいずれか1項に記載の半導体装置。 - 前記半導体装置は、さらに、
前記第2のゲート電極と前記半導体層積層体との間に形成されているp型半導体層を備える
請求項4〜13のいずれか1項に記載の半導体装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014033058 | 2014-02-24 | ||
JP2014033058 | 2014-02-24 | ||
PCT/JP2015/000842 WO2015125492A1 (ja) | 2014-02-24 | 2015-02-23 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2015125492A1 true JPWO2015125492A1 (ja) | 2017-03-30 |
JP6558359B2 JP6558359B2 (ja) | 2019-08-14 |
Family
ID=53878010
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016503984A Active JP6558359B2 (ja) | 2014-02-24 | 2015-02-23 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9966945B2 (ja) |
JP (1) | JP6558359B2 (ja) |
WO (1) | WO2015125492A1 (ja) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10833185B2 (en) | 2013-09-10 | 2020-11-10 | Delta Electronics, Inc. | Heterojunction semiconductor device having source and drain pads with improved current crowding |
US10236236B2 (en) | 2013-09-10 | 2019-03-19 | Delta Electronics, Inc. | Heterojunction semiconductor device for reducing parasitic capacitance |
US10910491B2 (en) | 2013-09-10 | 2021-02-02 | Delta Electronics, Inc. | Semiconductor device having reduced capacitance between source and drain pads |
US9685545B2 (en) * | 2015-11-25 | 2017-06-20 | Texas Instruments Incorporated | Isolated III-N semiconductor devices |
US9843322B2 (en) * | 2016-03-11 | 2017-12-12 | Texas Instruments Incorporated | Integrated high-side driver for P-N bimodal power device |
JP6713647B2 (ja) * | 2016-05-10 | 2020-06-24 | 国立大学法人広島大学 | 炭化珪素半導体装置 |
JP7059257B2 (ja) * | 2016-08-23 | 2022-04-25 | クロミス,インコーポレイテッド | 加工基板と統合された電子パワーデバイス |
US10204791B1 (en) * | 2017-09-22 | 2019-02-12 | Power Integrations, Inc. | Contact plug for high-voltage devices |
JP7316757B2 (ja) | 2018-02-23 | 2023-07-28 | ローム株式会社 | 半導体装置 |
KR102149388B1 (ko) * | 2018-11-27 | 2020-08-28 | 삼성전기주식회사 | 스택된 전계효과트랜지스터(fet)를 갖는 반도체 디바이스 |
JP7434750B2 (ja) * | 2019-08-20 | 2024-02-21 | サンケン電気株式会社 | 半導体装置 |
EP3787020A1 (en) * | 2019-08-26 | 2021-03-03 | Delta Electronics, Inc. | Semiconductor device |
SE2050244A1 (en) | 2020-03-04 | 2021-09-05 | Powonics Ab | High-current semiconductor components and systems |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011182591A (ja) * | 2010-03-02 | 2011-09-15 | Panasonic Corp | 半導体装置 |
JP2012526487A (ja) * | 2009-05-07 | 2012-10-25 | エスエス エスシー アイピー、エルエルシー | ワイドバンドギャップ半導体パワーjfetのための高温ゲートドライバ及びそれを含む集積回路 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7863877B2 (en) | 2006-12-11 | 2011-01-04 | International Rectifier Corporation | Monolithically integrated III-nitride power converter |
KR101946006B1 (ko) * | 2012-03-14 | 2019-02-08 | 삼성전자주식회사 | 전력 관리 칩 및 이를 포함하는 전력 관리 장치 |
-
2015
- 2015-02-23 WO PCT/JP2015/000842 patent/WO2015125492A1/ja active Application Filing
- 2015-02-23 JP JP2016503984A patent/JP6558359B2/ja active Active
-
2016
- 2016-07-15 US US15/212,126 patent/US9966945B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012526487A (ja) * | 2009-05-07 | 2012-10-25 | エスエス エスシー アイピー、エルエルシー | ワイドバンドギャップ半導体パワーjfetのための高温ゲートドライバ及びそれを含む集積回路 |
JP2011182591A (ja) * | 2010-03-02 | 2011-09-15 | Panasonic Corp | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US20160329890A1 (en) | 2016-11-10 |
US9966945B2 (en) | 2018-05-08 |
JP6558359B2 (ja) | 2019-08-14 |
WO2015125492A1 (ja) | 2015-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6558359B2 (ja) | 半導体装置 | |
JP6277429B2 (ja) | 半導体装置 | |
US10720914B1 (en) | Semiconductor device and semiconductor package | |
US8248042B2 (en) | Power converter | |
US9310819B2 (en) | Power converter including integrated driver providing overcurrent protection | |
US9041067B2 (en) | Integrated half-bridge circuit with low side and high side composite switches | |
JP5979998B2 (ja) | 半導体装置及びそれを用いたシステム | |
US8987833B2 (en) | Stacked composite device including a group III-V transistor and a group IV lateral transistor | |
US8497573B2 (en) | High power semiconductor package with conductive clip on multiple transistors | |
JP5659182B2 (ja) | 窒化物半導体素子 | |
US20190326280A1 (en) | Semiconductor Device Having a Bidirectional Switch and Discharge Circuit | |
US9331572B2 (en) | Semiconductor device and power conversion device | |
JP2006351691A (ja) | 半導体装置 | |
JP2014054173A (ja) | 集積iii−v族電力段 | |
JP2011182591A (ja) | 半導体装置 | |
WO2011067903A1 (ja) | スイッチ装置 | |
JP2012199549A (ja) | パッシブ発振防止用のiii族窒化物トランジスタ | |
US20120256190A1 (en) | Stacked Composite Device Including a Group III-V Transistor and a Group IV Diode | |
JP2015042079A (ja) | ダイオード回路およびdc−dcコンバータ | |
JP6584783B2 (ja) | 半導体装置 | |
US9438112B2 (en) | Power converter including integrated driver for depletion mode group III-V transistor | |
WO2021039631A1 (ja) | 半導体装置 | |
JP7242487B2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20170417 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20171212 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20181218 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190215 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190305 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190416 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190514 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190531 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190618 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190701 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6558359 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |